Ð þíë8<(¯ ,Unisoc UMS9620-2H10 Board2sprd,ums9620-2h10sprd,ums9620cpus cpu-mapcluster0core0=core1=core2=core3=core4=core5=core6=core7= cpu@0Acpu2arm,cortex-a55MQpsci_ ocpu@100Acpu2arm,cortex-a55MQpsci_ ocpu@200Acpu2arm,cortex-a55MQpsci_ ocpu@300Acpu2arm,cortex-a55MQpsci_ ocpu@400Acpu2arm,cortex-a76MQpsci_ ocpu@500Acpu2arm,cortex-a76MQpsci_ ocpu@600Acpu2arm,cortex-a76MQpsci_ ocpu@700Acpu2arm,cortex-a76MQpsci_ o idle-stateswpscicpu-pd-lit2arm,idle-state„è•ô¥ ĶÇo cpu-pd-big2arm,idle-state„ • ¥'¶Ço psci 2arm,psci-0.2Xsmctimer2arm,armv8-timer0Þ   pmu-a552arm,cortex-a55-pmu0Þ±²³´épmu-a762arm,cortex-a76-pmu0Þµ¶·¸é soc 2simple-busü interrupt-controller@12000000 2arm,gic-v3 M )@ Þ oapb@20200000 2simple-busü  serial@0#2sprd,ums9620-uartsprd,sc9836-uartM ÞÄU \okayserial@10000#2sprd,ums9620-uartsprd,sc9836-uartM ÞÃU \okayclk-26m 2fixed-clockcpŒº€€ext-26mo clk-4m 2fixed-clockcp= €ext-4mclk-32k 2fixed-clockcp€€ext-32kclk-100m 2fixed-clockcpõá €rco-100mdphy-312m5 2fixed-clockcp _  €dphy-312m5dphy-416m7 2fixed-clockcpÖV` €dphy-416m7aliases“/soc/apb@20200000/serial@0›/soc/apb@20200000/serial@10000memory@80000000AmemoryM€chosen£serial1:921600n8 interrupt-parent#address-cells#size-cellsmodelcompatiblecpudevice_typeregenable-methodcpu-idle-statesphandleentry-methodentry-latency-usexit-latency-usmin-residency-uslocal-timer-stoparm,psci-suspend-paraminterruptsinterrupt-affinityranges#interrupt-cellsredistributor-stride#redistributor-regionsinterrupt-controllerclocksstatus#clock-cellsclock-frequencyclock-output-namesserial0serial1stdout-path