\8( d$ti,omap3-gta04ti,omap36xxti,omap3&7Goldelico GTA04A3chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000l/spi_lcd/td028ttec1@0memoryumemory cpuscpu@0arm,cortex-a8ucpucpus 'O 57pmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single08#@defaultNpinmux_hsusb2_pins0X      lrpinmux_uart1_pinsXRLlrpinmux_uart2_pinsXJHlrpinmux_uart3_pinsXnplrpinmux_mmc1_pins0Xlrpinmux_dss_dpi_pinsXlrhdq_pinsXlrpinmux_twl4030_pinsXAlrscm_conf@270sysconp0lrclocksmcbsp5_mux_fckzti,composite-mux-clockhlrmcbsp5_fckzti,composite-clockmcbsp1_mux_fckzti,composite-mux-clockl r mcbsp1_fckzti,composite-clock mcbsp2_mux_fckzti,composite-mux-clock l r mcbsp2_fckzti,composite-clock mcbsp3_mux_fckzti,composite-mux-clock hlrmcbsp3_fckzti,composite-clockmcbsp4_mux_fckzti,composite-mux-clock hlrmcbsp4_fckzti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \#pinmux_twl4030_vpins Xlraes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ckz fixed-clockYlrosc_sys_ckz ti,mux-clock @lrsys_ckzti,divider-clockplrsys_clkout1zti,gate-clock pdpll3_x2_ckzfixed-factor-clockdpll3_m2x2_ckzfixed-factor-clocklrdpll4_x2_ckzfixed-factor-clockcorex2_fckzfixed-factor-clocklrwkup_l4_ickzfixed-factor-clocklNrNcorex2_d3_fckzfixed-factor-clocklrcorex2_d5_fckzfixed-factor-clocklrclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclkz fixed-clockomap_32k_fckz fixed-clockl@r@virt_12m_ckz fixed-clocklrvirt_13m_ckz fixed-clock]@lrvirt_19200000_ckz fixed-clock$lrvirt_26000000_ckz fixed-clocklrvirt_38_4m_ckz fixed-clockIlrdpll4_ckzti,omap3-dpll-per-j-type-clock D 0lrdpll4_m2_ckzti,divider-clock? Hl r dpll4_m2x2_mul_ckzfixed-factor-clock l!r!dpll4_m2x2_ckzti,hsdiv-gate-clock! l"r"omap_96m_alwon_fckzfixed-factor-clock"l)r)dpll3_ckzti,omap3-dpll-core-clock @ 0lrdpll3_m3_ckzti,divider-clock@l#r#dpll3_m3x2_mul_ckzfixed-factor-clock#l$r$dpll3_m3x2_ckzti,hsdiv-gate-clock$  l%r%emu_core_alwon_ckzfixed-factor-clock%lbrbsys_altclkz fixed-clockl.r.mcbsp_clksz fixed-clocklrdpll3_m2_ckzti,divider-clock @lrcore_ckzfixed-factor-clockl&r&dpll1_fckzti,divider-clock& @l'r'dpll1_ckzti,omap3-dpll-clock'  $ @ 4lrdpll1_x2_ckzfixed-factor-clockl(r(dpll1_x2m2_ckzti,divider-clock( Dl<r<cm_96m_fckzfixed-factor-clock)l*r*omap_96m_fckz ti,mux-clock* @lErEdpll4_m3_ckzti,divider-clock @l+r+dpll4_m3x2_mul_ckzfixed-factor-clock+l,r,dpll4_m3x2_ckzti,hsdiv-gate-clock, l-r-omap_54m_fckz ti,mux-clock-. @l8r8cm_96m_d2_fckzfixed-factor-clock*l/r/omap_48m_fckz ti,mux-clock/. @l0r0omap_12m_fckzfixed-factor-clock0lGrGdpll4_m4_ckzti,divider-clock @l1r1dpll4_m4x2_mul_ckzti,fixed-factor-clock1l2r2dpll4_m4x2_ckzti,gate-clock2 lrdpll4_m5_ckzti,divider-clock?@l3r3dpll4_m5x2_mul_ckzti,fixed-factor-clock3l4r4dpll4_m5x2_ckzti,hsdiv-gate-clock4 ljrjdpll4_m6_ckzti,divider-clock?@l5r5dpll4_m6x2_mul_ckzfixed-factor-clock5l6r6dpll4_m6x2_ckzti,hsdiv-gate-clock6 l7r7emu_per_alwon_ckzfixed-factor-clock7lcrcclkout2_src_gate_ckz ti,composite-no-wait-gate-clock& pl9r9clkout2_src_mux_ckzti,composite-mux-clock&*8 pl:r:clkout2_src_ckzti,composite-clock9:l;r;sys_clkout2zti,divider-clock;@ p.mpu_ckzfixed-factor-clock<l=r=arm_fckzti,divider-clock= $emu_mpu_alwon_ckzfixed-factor-clock=ldrdl3_ickzti,divider-clock& @l>r>l4_ickzti,divider-clock> @l?r?rm_ickzti,divider-clock? @gpt10_gate_fckzti,composite-gate-clock  lArAgpt10_mux_fckzti,composite-mux-clock@ @lBrBgpt10_fckzti,composite-clockABgpt11_gate_fckzti,composite-gate-clock  lCrCgpt11_mux_fckzti,composite-mux-clock@ @lDrDgpt11_fckzti,composite-clockCDcore_96m_fckzfixed-factor-clockElrmmchs2_fckzti,wait-gate-clock lrmmchs1_fckzti,wait-gate-clock lri2c3_fckzti,wait-gate-clock lri2c2_fckzti,wait-gate-clock lri2c1_fckzti,wait-gate-clock lrmcbsp5_gate_fckzti,composite-gate-clock  lrmcbsp1_gate_fckzti,composite-gate-clock  l r core_48m_fckzfixed-factor-clock0lFrFmcspi4_fckzti,wait-gate-clockF lrmcspi3_fckzti,wait-gate-clockF lrmcspi2_fckzti,wait-gate-clockF lrmcspi1_fckzti,wait-gate-clockF lruart2_fckzti,wait-gate-clockF lruart1_fckzti,wait-gate-clockF  lrcore_12m_fckzfixed-factor-clockGlHrHhdq_fckzti,wait-gate-clockH lrcore_l3_ickzfixed-factor-clock>lIrIsdrc_ickzti,wait-gate-clockI lrgpmc_fckzfixed-factor-clockIcore_l4_ickzfixed-factor-clock?lJrJmmchs2_ickzti,omap3-interface-clockJ lrmmchs1_ickzti,omap3-interface-clockJ lrhdq_ickzti,omap3-interface-clockJ lrmcspi4_ickzti,omap3-interface-clockJ lrmcspi3_ickzti,omap3-interface-clockJ lrmcspi2_ickzti,omap3-interface-clockJ lrmcspi1_ickzti,omap3-interface-clockJ lri2c3_ickzti,omap3-interface-clockJ lri2c2_ickzti,omap3-interface-clockJ lri2c1_ickzti,omap3-interface-clockJ lruart2_ickzti,omap3-interface-clockJ lruart1_ickzti,omap3-interface-clockJ  lrgpt11_ickzti,omap3-interface-clockJ  lrgpt10_ickzti,omap3-interface-clockJ  lrmcbsp5_ickzti,omap3-interface-clockJ  lrmcbsp1_ickzti,omap3-interface-clockJ  lromapctrl_ickzti,omap3-interface-clockJ lrdss_tv_fckzti,gate-clock8lrdss_96m_fckzti,gate-clockElrdss2_alwon_fckzti,gate-clocklrdummy_ckz fixed-clockgpt1_gate_fckzti,composite-gate-clock lKrKgpt1_mux_fckzti,composite-mux-clock@ @lLrLgpt1_fckzti,composite-clockKLaes2_ickzti,omap3-interface-clockJ lrwkup_32k_fckzfixed-factor-clock@lMrMgpio1_dbckzti,gate-clockM lrsha12_ickzti,omap3-interface-clockJ lrwdt2_fckzti,wait-gate-clockM lrwdt2_ickzti,omap3-interface-clockN lrwdt1_ickzti,omap3-interface-clockN lrgpio1_ickzti,omap3-interface-clockN lromap_32ksync_ickzti,omap3-interface-clockN lrgpt12_ickzti,omap3-interface-clockN lrgpt1_ickzti,omap3-interface-clockN lrper_96m_fckzfixed-factor-clock)l r per_48m_fckzfixed-factor-clock0lOrOuart3_fckzti,wait-gate-clockO lrgpt2_gate_fckzti,composite-gate-clocklPrPgpt2_mux_fckzti,composite-mux-clock@@lQrQgpt2_fckzti,composite-clockPQgpt3_gate_fckzti,composite-gate-clocklRrRgpt3_mux_fckzti,composite-mux-clock@@lSrSgpt3_fckzti,composite-clockRSgpt4_gate_fckzti,composite-gate-clocklTrTgpt4_mux_fckzti,composite-mux-clock@@lUrUgpt4_fckzti,composite-clockTUgpt5_gate_fckzti,composite-gate-clocklVrVgpt5_mux_fckzti,composite-mux-clock@@lWrWgpt5_fckzti,composite-clockVWgpt6_gate_fckzti,composite-gate-clocklXrXgpt6_mux_fckzti,composite-mux-clock@@lYrYgpt6_fckzti,composite-clockXYgpt7_gate_fckzti,composite-gate-clocklZrZgpt7_mux_fckzti,composite-mux-clock@@l[r[gpt7_fckzti,composite-clockZ[gpt8_gate_fckzti,composite-gate-clock l\r\gpt8_mux_fckzti,composite-mux-clock@@l]r]gpt8_fckzti,composite-clock\]gpt9_gate_fckzti,composite-gate-clock l^r^gpt9_mux_fckzti,composite-mux-clock@@l_r_gpt9_fckzti,composite-clock^_per_32k_alwon_fckzfixed-factor-clock@l`r`gpio6_dbckzti,gate-clock`lrgpio5_dbckzti,gate-clock`lrgpio4_dbckzti,gate-clock`lrgpio3_dbckzti,gate-clock`lrgpio2_dbckzti,gate-clock` lrwdt3_fckzti,wait-gate-clock` lrper_l4_ickzfixed-factor-clock?laragpio6_ickzti,omap3-interface-clockalrgpio5_ickzti,omap3-interface-clockalrgpio4_ickzti,omap3-interface-clockalrgpio3_ickzti,omap3-interface-clockalrgpio2_ickzti,omap3-interface-clocka lrwdt3_ickzti,omap3-interface-clocka lruart3_ickzti,omap3-interface-clocka lruart4_ickzti,omap3-interface-clockalrgpt9_ickzti,omap3-interface-clocka lrgpt8_ickzti,omap3-interface-clocka lrgpt7_ickzti,omap3-interface-clockalrgpt6_ickzti,omap3-interface-clockalrgpt5_ickzti,omap3-interface-clockalrgpt4_ickzti,omap3-interface-clockalrgpt3_ickzti,omap3-interface-clockalrgpt2_ickzti,omap3-interface-clockalrmcbsp2_ickzti,omap3-interface-clockalrmcbsp3_ickzti,omap3-interface-clockalrmcbsp4_ickzti,omap3-interface-clockalrmcbsp2_gate_fckzti,composite-gate-clockl r mcbsp3_gate_fckzti,composite-gate-clocklrmcbsp4_gate_fckzti,composite-gate-clocklremu_src_mux_ckz ti,mux-clockbcd@lereemu_src_ckzti,clkdm-gate-clockelfrfpclk_fckzti,divider-clockf@pclkx2_fckzti,divider-clockf@atclk_fckzti,divider-clockf@traceclk_src_fckz ti,mux-clockbcd@lgrgtraceclk_fckzti,divider-clockg @secure_32k_fckz fixed-clocklhrhgpt12_fckzfixed-factor-clockhwdt1_fckzfixed-factor-clockhsecurity_l4_ick2zfixed-factor-clock?liriaes1_ickzti,omap3-interface-clocki rng_ickzti,omap3-interface-clocki sha11_ickzti,omap3-interface-clocki des1_ickzti,omap3-interface-clocki cam_mclkzti,gate-clockjcam_ickz!ti,omap3-no-wait-interface-clock?lrcsi2_96m_fckzti,gate-clocklrsecurity_l3_ickzfixed-factor-clock>lkrkpka_ickzti,omap3-interface-clockk icr_ickzti,omap3-interface-clockJ des2_ickzti,omap3-interface-clockJ mspro_ickzti,omap3-interface-clockJ mailboxes_ickzti,omap3-interface-clockJ ssi_l4_ickzfixed-factor-clock?lrrrsr1_fckzti,wait-gate-clock sr2_fckzti,wait-gate-clock sr_l4_ickzfixed-factor-clock?dpll2_fckzti,divider-clock&@llrldpll2_ckzti,omap3-dpll-clockl$@4DV^lmrmdpll2_m2_ckzti,divider-clockmDlnrniva2_ckzti,wait-gate-clocknlrmodem_fckzti,omap3-interface-clock lrsad2d_ickzti,omap3-interface-clock> lrmad2d_ickzti,omap3-interface-clock> lrmspro_fckzti,wait-gate-clock ssi_ssr_gate_fck_3430es2z ti,composite-no-wait-gate-clock lorossi_ssr_div_fck_3430es2zti,composite-divider-clock @$rlprpssi_ssr_fck_3430es2zti,composite-clockoplqrqssi_sst_fck_3430es2zfixed-factor-clockqlrhsotgusb_ick_3430es2z"ti,omap3-hsotgusb-interface-clockI lrssi_ick_3430es2zti,omap3-ssi-interface-clockr lrusim_gate_fckzti,composite-gate-clockE  l}r}sys_d2_ckzfixed-factor-clockltrtomap_96m_d2_fckzfixed-factor-clockEluruomap_96m_d4_fckzfixed-factor-clockElvrvomap_96m_d8_fckzfixed-factor-clockElwrwomap_96m_d10_fckzfixed-factor-clockE lxrxdpll5_m2_d4_ckzfixed-factor-clockslyrydpll5_m2_d8_ckzfixed-factor-clockslzrzdpll5_m2_d16_ckzfixed-factor-clocksl{r{dpll5_m2_d20_ckzfixed-factor-clocksl|r|usim_mux_fckzti,composite-mux-clock(tuvwxyz{| @l~r~usim_fckzti,composite-clock}~usim_ickzti,omap3-interface-clockN  lrdpll5_ckzti,omap3-dpll-clock  $ L 4DVlrdpll5_m2_ckzti,divider-clock Plsrssgx_gate_fckzti,composite-gate-clock& lrcore_d3_ckzfixed-factor-clock&lrcore_d4_ckzfixed-factor-clock&lrcore_d6_ckzfixed-factor-clock&lromap_192m_alwon_fckzfixed-factor-clock"lrcore_d2_ckzfixed-factor-clock&lrsgx_mux_fckzti,composite-mux-clock * @lrsgx_fckzti,composite-clocksgx_ickzti,wait-gate-clock> lrcpefuse_fckzti,gate-clock lrts_fckzti,gate-clock@ lrusbtll_fckzti,wait-gate-clocks lrusbtll_ickzti,omap3-interface-clockJ lrmmchs3_ickzti,omap3-interface-clockJ lrmmchs3_fckzti,wait-gate-clock lrdss1_alwon_fck_3430es2zti,dss-gate-clocklrdss_ick_3430es2zti,omap3-dss-interface-clock?lrusbhost_120m_fckzti,gate-clockslrusbhost_48m_fckzti,dss-gate-clock0lrusbhost_ickzti,omap3-dss-interface-clock?lruart4_fckzti,wait-gate-clockOlrclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH lrdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH` ~ `lrpbias_regulatorti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-lrgpio@48310000ti,omap3-gpioH1gpio1 lrgpio@49050000ti,omap3-gpioIgpio2 lrgpio@49052000ti,omap3-gpioI gpio3 lrgpio@49054000ti,omap3-gpioI@ gpio4 lrgpio@49056000ti,omap3-gpioI`!gpio5 gpio@49058000ti,omap3-gpioI"gpio6 lrserial@4806a000ti,omap3-uartH H12txrxuart1l@defaultNserial@4806c000ti,omap3-uartHI34txrxuart2l@defaultNserial@49020000ti,omap3-uartIJ56txrxuart3l@defaultNi2c@48070000 ti,omap3-i2cH8txrxi2c1'@twl@48H& ti,twl4030@defaultNaudioti,twl4030-audio+codec;powerti,twl4030-powerOrtcti,twl4030-rtc bciti,twl4030-bci _m0ywatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1&%-regulator-vaux2ti,twl4030-vaux2**lrregulator-vaux3ti,twl4030-vaux3&%&%regulator-vaux4ti,twl4030-vaux4*0lrregulator-vdd1ti,twl4030-vdd1 ' lrregulator-vdacti,twl4030-vdacw@w@lrregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0lrregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5lrregulator-vusb1v8ti,twl4030-vusb1v8lrregulator-vusb3v1ti,twl4030-vusb3v1lrregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@lrregulator-vsimti,twl4030-vsim*0gpioti,twl4030-gpio twl4030-usbti,twl4030-usb lrpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad disabledmadcti,twl4030-madc i2c@48072000 ti,omap3-i2cH 9txrxi2c2bmp085@77 bosch,bmp085w&bma180@41 bosch,bma180A&itg3200@68invensense,itg3200h&tca6507@45 ti,tca6507E red_aux@0gta04:red:auxgreen_aux@1gta04:green:auxred_power@3gta04:red:power #default-ongreen_power@4gta04:green:powerwifi_reset@6gpiohmc5843@1ehoneywell,hmc5883ltsc2007@48 ti,tsc2007H& 9?Xlis302@1dst,lis331dlhst,lis3lv02d&OZhz  2 +:IXg v  i2c@48060000 ti,omap3-i2cH=txrxi2c3mailbox@48094000ti,omap3-mailboxmailboxH @dsp  spi@48098000ti,omap2-mcspiH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1w@defaultNmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx"@defaultN/;Emmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx/;EVmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400iti,omap2-iommuH mmu_ispvlrmmu@5d000000iti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxokaylrmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxokaylrmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrx disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs ehci-phyohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcn0nand@0,0 %bch85FT,f,x",(6@RR(&x-loader@0 X-Loaderbootloaders@80000U-Bootbootloaders_env@260000 U-Boot Env&kernel@280000Kernel(@filesystem@680000 File Systemhusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs8CK Tc kusb2-phyu2dss@48050000 ti,omap3-dssHokay dss_corefck@defaultN{dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH okay dss_vencfcktv_dac_clkportendpointl r portendpointlrssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portHHtxrx&EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_ivaH0rH0hbase-addressint-address ` sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\#@defaultNpinmux_hsusb2_2_pins0XPRT V X Z lrspi_gpio_pinmux X8FHDlrisp@480bc000 ti,omap3-ispH H  % ,zportsgpio-keys gpio-keysaux-buttonaux 8 9 Csoundti,omap-twl4030 Sgta04 \sound_telephonysimple-audio-card eGTA04 voice |  i2ssimple-audio-card,cpu simple-audio-card,codec lrgsm_codecoption,gtm601 lrspi_lcd spi-gpio@defaultN      td028ttec1@0toppoly,td028ttec1 ' 9 Blcdportendpointlrhsusb2_phyusb-nop-xceiv Klrconnector@1svideo-connectortvportendpoint l r opa362 ti,opa362 Wportsport@0endpoint@0 lrport@1endpoint@0 l r  #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandle#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requestssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedti,enable-vibrati,ramp_delay_valueti,use_poweroffbci3v1-supplyti,bb-uvoltti,bb-uampregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellslabellinux,default-triggergpiosti,x-plate-ohmsVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,click-click-time-limitst,click-latencyst,irq1-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-card#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda-supplyremote-endpointti,channelsti,invert-polaritydata-lines#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typelinux,codegpio-key,wakeupti,modelti,mcbspsimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,formatsound-dai#sound-dai-cellsgpio-sckgpio-misogpio-mosics-gpiosnum-chipselectsspi-max-frequencyspi-cpolspi-cphareset-gpiosenable-gpios