N8( b9compulab,omap3-cm-t3530ti,omap3430ti,omap34xxti,omap3 +7CompuLab CM-T3530chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpupmu@54000000arm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busp + pinmux@30 ti,omap3-padconfpinctrl-singlep08+$pinmux_uart3_pinsAnpUpinmux_mmc1_pins0AUpinmux_green_led_pinsAUpinmux_dss_dpi_pins_commonAUpinmux_dss_dpi_pins_cm_t35x0AU pinmux_ads7846_pinsAUpinmux_mcspi1_pins AUpinmux_i2c1_pinsAUpinmux_mcbsp2_pins A Upinmux_smsc1_pinsAjUpinmux_hsusb0_pins`Artvxz|~Upinmux_twl4030_pinsAAUpinmux_mmc2_pinsPA(*,.02468:Uscm_conf@270sysconsimple-buspp0+ p0Upbias_regulator@2b0ti,pbias-omap3ti,pbias-omapp]pbias_mmc_omap2430dpbias_mmc_omap2430sw@-Uclocks+mcbsp5_mux_fck@68ti,composite-mux-clocktphU mcbsp5_fckti,composite-clockt Umcbsp1_mux_fck@4ti,composite-mux-clocktpU mcbsp1_fckti,composite-clockt Umcbsp2_mux_fck@4ti,composite-mux-clockt pUmcbsp2_fckti,composite-clockt Umcbsp3_mux_fck@68ti,composite-mux-clockt phUmcbsp3_fckti,composite-clocktUmcbsp4_mux_fck@68ti,composite-mux-clockt phUmcbsp4_fckti,composite-clocktUclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+$pinmux_twl4030_vpins AUaes@480c5000 ti,omap3-aesaespH PPABtxrxprm@48306000 ti,omap3-prmpH0`@ clocks+virt_16_8m_ck fixed-clockYUosc_sys_ck@d40 ti,mux-clocktp @Usys_ck@1270ti,divider-clocktppUsys_clkout1@d70ti,gate-clocktp pdpll3_x2_ckfixed-factor-clockt dpll3_m2x2_ckfixed-factor-clockt Udpll4_x2_ckfixed-factor-clockt corex2_fckfixed-factor-clockt U wkup_l4_ickfixed-factor-clockt UOcorex2_d3_fckfixed-factor-clockt  Ucorex2_d5_fckfixed-factor-clockt  Uclockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockUAvirt_12m_ck fixed-clockUvirt_13m_ck fixed-clock]@Uvirt_19200000_ck fixed-clock$Uvirt_26000000_ck fixed-clockUvirt_38_4m_ck fixed-clockIUdpll4_ck@d00ti,omap3-dpll-per-clocktp D 0Udpll4_m2_ck@d48ti,divider-clockt?p HU!dpll4_m2x2_mul_ckfixed-factor-clockt! U"dpll4_m2x2_ck@d00ti,gate-clockt"p U#omap_96m_alwon_fckfixed-factor-clockt# U*dpll3_ck@d00ti,omap3-dpll-core-clocktp @ 0Udpll3_m3_ck@1140ti,divider-clocktp@U$dpll3_m3x2_mul_ckfixed-factor-clockt$ U%dpll3_m3x2_ck@d00ti,gate-clockt% p U&emu_core_alwon_ckfixed-factor-clockt& Ucsys_altclk fixed-clockU/mcbsp_clks fixed-clockUdpll3_m2_ck@d40ti,divider-clocktp @Ucore_ckfixed-factor-clockt U'dpll1_fck@940ti,divider-clockt'p @U(dpll1_ck@904ti,omap3-dpll-clockt(p  $ @ 4Udpll1_x2_ckfixed-factor-clockt U)dpll1_x2m2_ck@944ti,divider-clockt)p DU=cm_96m_fckfixed-factor-clockt* U+omap_96m_fck@d40 ti,mux-clockt+p @UFdpll4_m3_ck@e40ti,divider-clockt p@U,dpll4_m3x2_mul_ckfixed-factor-clockt, U-dpll4_m3x2_ck@d00ti,gate-clockt-p U.omap_54m_fck@d40 ti,mux-clockt./p @U9cm_96m_d2_fckfixed-factor-clockt+ U0omap_48m_fck@d40 ti,mux-clockt0/p @U1omap_12m_fckfixed-factor-clockt1 UHdpll4_m4_ck@e40ti,divider-clocktp@U2dpll4_m4x2_mul_ckti,fixed-factor-clockt2)7DU3dpll4_m4x2_ck@d00ti,gate-clockt3p DUdpll4_m5_ck@f40ti,divider-clockt?p@U4dpll4_m5x2_mul_ckti,fixed-factor-clockt4)7DU5dpll4_m5x2_ck@d00ti,gate-clockt5p DUkdpll4_m6_ck@1140ti,divider-clockt?p@U6dpll4_m6x2_mul_ckfixed-factor-clockt6 U7dpll4_m6x2_ck@d00ti,gate-clockt7p U8emu_per_alwon_ckfixed-factor-clockt8 Udclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clockt'p pU:clkout2_src_mux_ck@d70ti,composite-mux-clockt'+9p pU;clkout2_src_ckti,composite-clockt:;U<sys_clkout2@d70ti,divider-clockt<@p pWmpu_ckfixed-factor-clockt= U>arm_fck@924ti,divider-clockt>p $emu_mpu_alwon_ckfixed-factor-clockt> Uel3_ick@a40ti,divider-clockt'p @U?l4_ick@a40ti,divider-clockt?p @U@rm_ick@c40ti,divider-clockt@p @gpt10_gate_fck@a00ti,composite-gate-clockt p UBgpt10_mux_fck@a40ti,composite-mux-clocktAp @UCgpt10_fckti,composite-clocktBCgpt11_gate_fck@a00ti,composite-gate-clockt p UDgpt11_mux_fck@a40ti,composite-mux-clocktAp @UEgpt11_fckti,composite-clocktDEcore_96m_fckfixed-factor-clocktF Ummchs2_fck@a00ti,wait-gate-clocktp Ummchs1_fck@a00ti,wait-gate-clocktp Ui2c3_fck@a00ti,wait-gate-clocktp Ui2c2_fck@a00ti,wait-gate-clocktp Ui2c1_fck@a00ti,wait-gate-clocktp Umcbsp5_gate_fck@a00ti,composite-gate-clockt p Umcbsp1_gate_fck@a00ti,composite-gate-clockt p U core_48m_fckfixed-factor-clockt1 UGmcspi4_fck@a00ti,wait-gate-clocktGp Umcspi3_fck@a00ti,wait-gate-clocktGp Umcspi2_fck@a00ti,wait-gate-clocktGp Umcspi1_fck@a00ti,wait-gate-clocktGp Uuart2_fck@a00ti,wait-gate-clocktGp Uuart1_fck@a00ti,wait-gate-clocktGp  Ucore_12m_fckfixed-factor-clocktH UIhdq_fck@a00ti,wait-gate-clocktIp Ucore_l3_ickfixed-factor-clockt? UJsdrc_ick@a10ti,wait-gate-clocktJp Ugpmc_fckfixed-factor-clocktJ core_l4_ickfixed-factor-clockt@ UKmmchs2_ick@a10ti,omap3-interface-clocktKp Ummchs1_ick@a10ti,omap3-interface-clocktKp Uhdq_ick@a10ti,omap3-interface-clocktKp Umcspi4_ick@a10ti,omap3-interface-clocktKp Umcspi3_ick@a10ti,omap3-interface-clocktKp Umcspi2_ick@a10ti,omap3-interface-clocktKp Umcspi1_ick@a10ti,omap3-interface-clocktKp Ui2c3_ick@a10ti,omap3-interface-clocktKp Ui2c2_ick@a10ti,omap3-interface-clocktKp Ui2c1_ick@a10ti,omap3-interface-clocktKp Uuart2_ick@a10ti,omap3-interface-clocktKp Uuart1_ick@a10ti,omap3-interface-clocktKp  Ugpt11_ick@a10ti,omap3-interface-clocktKp  Ugpt10_ick@a10ti,omap3-interface-clocktKp  Umcbsp5_ick@a10ti,omap3-interface-clocktKp  Umcbsp1_ick@a10ti,omap3-interface-clocktKp  Uomapctrl_ick@a10ti,omap3-interface-clocktKp Udss_tv_fck@e00ti,gate-clockt9pUdss_96m_fck@e00ti,gate-clocktFpUdss2_alwon_fck@e00ti,gate-clocktpUdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clocktp ULgpt1_mux_fck@c40ti,composite-mux-clocktAp @UMgpt1_fckti,composite-clocktLMUaes2_ick@a10ti,omap3-interface-clocktKp Uwkup_32k_fckfixed-factor-clocktA UNgpio1_dbck@c00ti,gate-clocktNp Usha12_ick@a10ti,omap3-interface-clocktKp Uwdt2_fck@c00ti,wait-gate-clocktNp Uwdt2_ick@c10ti,omap3-interface-clocktOp Uwdt1_ick@c10ti,omap3-interface-clocktOp Ugpio1_ick@c10ti,omap3-interface-clocktOp Uomap_32ksync_ick@c10ti,omap3-interface-clocktOp Ugpt12_ick@c10ti,omap3-interface-clocktOp Ugpt1_ick@c10ti,omap3-interface-clocktOp Uper_96m_fckfixed-factor-clockt* U per_48m_fckfixed-factor-clockt1 UPuart3_fck@1000ti,wait-gate-clocktPp Ugpt2_gate_fck@1000ti,composite-gate-clocktpUQgpt2_mux_fck@1040ti,composite-mux-clocktAp@URgpt2_fckti,composite-clocktQRUgpt3_gate_fck@1000ti,composite-gate-clocktpUSgpt3_mux_fck@1040ti,composite-mux-clocktAp@UTgpt3_fckti,composite-clocktSTgpt4_gate_fck@1000ti,composite-gate-clocktpUUgpt4_mux_fck@1040ti,composite-mux-clocktAp@UVgpt4_fckti,composite-clocktUVgpt5_gate_fck@1000ti,composite-gate-clocktpUWgpt5_mux_fck@1040ti,composite-mux-clocktAp@UXgpt5_fckti,composite-clocktWXgpt6_gate_fck@1000ti,composite-gate-clocktpUYgpt6_mux_fck@1040ti,composite-mux-clocktAp@UZgpt6_fckti,composite-clocktYZgpt7_gate_fck@1000ti,composite-gate-clocktpU[gpt7_mux_fck@1040ti,composite-mux-clocktAp@U\gpt7_fckti,composite-clockt[\gpt8_gate_fck@1000ti,composite-gate-clockt pU]gpt8_mux_fck@1040ti,composite-mux-clocktAp@U^gpt8_fckti,composite-clockt]^gpt9_gate_fck@1000ti,composite-gate-clockt pU_gpt9_mux_fck@1040ti,composite-mux-clocktAp@U`gpt9_fckti,composite-clockt_`per_32k_alwon_fckfixed-factor-clocktA Uagpio6_dbck@1000ti,gate-clocktapUgpio5_dbck@1000ti,gate-clocktapUgpio4_dbck@1000ti,gate-clocktapUgpio3_dbck@1000ti,gate-clocktapUgpio2_dbck@1000ti,gate-clocktap Uwdt3_fck@1000ti,wait-gate-clocktap Uper_l4_ickfixed-factor-clockt@ Ubgpio6_ick@1010ti,omap3-interface-clocktbpUgpio5_ick@1010ti,omap3-interface-clocktbpUgpio4_ick@1010ti,omap3-interface-clocktbpUgpio3_ick@1010ti,omap3-interface-clocktbpUgpio2_ick@1010ti,omap3-interface-clocktbp Uwdt3_ick@1010ti,omap3-interface-clocktbp Uuart3_ick@1010ti,omap3-interface-clocktbp Uuart4_ick@1010ti,omap3-interface-clocktbpUgpt9_ick@1010ti,omap3-interface-clocktbp Ugpt8_ick@1010ti,omap3-interface-clocktbp Ugpt7_ick@1010ti,omap3-interface-clocktbpUgpt6_ick@1010ti,omap3-interface-clocktbpUgpt5_ick@1010ti,omap3-interface-clocktbpUgpt4_ick@1010ti,omap3-interface-clocktbpUgpt3_ick@1010ti,omap3-interface-clocktbpUgpt2_ick@1010ti,omap3-interface-clocktbpUmcbsp2_ick@1010ti,omap3-interface-clocktbpUmcbsp3_ick@1010ti,omap3-interface-clocktbpUmcbsp4_ick@1010ti,omap3-interface-clocktbpUmcbsp2_gate_fck@1000ti,composite-gate-clocktpU mcbsp3_gate_fck@1000ti,composite-gate-clocktpUmcbsp4_gate_fck@1000ti,composite-gate-clocktpUemu_src_mux_ck@1140 ti,mux-clocktcdep@Ufemu_src_ckti,clkdm-gate-clocktfUgpclk_fck@1140ti,divider-clocktgp@pclkx2_fck@1140ti,divider-clocktgp@atclk_fck@1140ti,divider-clocktgp@traceclk_src_fck@1140 ti,mux-clocktcdep@Uhtraceclk_fck@1140ti,divider-clockth p@secure_32k_fck fixed-clockUigpt12_fckfixed-factor-clockti Uwdt1_fckfixed-factor-clockti security_l4_ick2fixed-factor-clockt@ Ujaes1_ick@a14ti,omap3-interface-clocktjp rng_ick@a14ti,omap3-interface-clocktjp Usha11_ick@a14ti,omap3-interface-clocktjp des1_ick@a14ti,omap3-interface-clocktjp cam_mclk@f00ti,gate-clocktkpDcam_ick@f10!ti,omap3-no-wait-interface-clockt@pUcsi2_96m_fck@f00ti,gate-clocktpUsecurity_l3_ickfixed-factor-clockt? Ulpka_ick@a14ti,omap3-interface-clocktlp icr_ick@a10ti,omap3-interface-clocktKp des2_ick@a10ti,omap3-interface-clocktKp mspro_ick@a10ti,omap3-interface-clocktKp mailboxes_ick@a10ti,omap3-interface-clocktKp ssi_l4_ickfixed-factor-clockt@ Ussr1_fck@c00ti,wait-gate-clocktp Usr2_fck@c00ti,wait-gate-clocktp Usr_l4_ickfixed-factor-clockt@ dpll2_fck@40ti,divider-clockt'p@Umdpll2_ck@4ti,omap3-dpll-clocktmp$@4mUndpll2_m2_ck@44ti,divider-clocktnpDUoiva2_ck@0ti,wait-gate-clocktopUmodem_fck@a00ti,omap3-interface-clocktp Usad2d_ick@a10ti,omap3-interface-clockt?p Umad2d_ick@a18ti,omap3-interface-clockt?p Umspro_fck@a00ti,wait-gate-clocktp ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clockt p Upssi_ssr_div_fck_3430es2@a40ti,composite-divider-clockt p @$Uqssi_ssr_fck_3430es2ti,composite-clocktpqUrssi_sst_fck_3430es2fixed-factor-clocktr U hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clocktJp Ussi_ick_3430es2@a10ti,omap3-ssi-interface-clocktsp U usim_gate_fck@c00ti,composite-gate-clocktF p U~sys_d2_ckfixed-factor-clockt Uuomap_96m_d2_fckfixed-factor-clocktF Uvomap_96m_d4_fckfixed-factor-clocktF Uwomap_96m_d8_fckfixed-factor-clocktF Uxomap_96m_d10_fckfixed-factor-clocktF Uydpll5_m2_d4_ckfixed-factor-clocktt Uzdpll5_m2_d8_ckfixed-factor-clocktt U{dpll5_m2_d16_ckfixed-factor-clocktt U|dpll5_m2_d20_ckfixed-factor-clocktt U}usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{|}p @Uusim_fckti,composite-clockt~usim_ick@c10ti,omap3-interface-clocktOp  Udpll5_ck@d04ti,omap3-dpll-clocktp  $ L 4mUdpll5_m2_ck@d50ti,divider-clocktp PUtsgx_gate_fck@b00ti,composite-gate-clockt'p Ucore_d3_ckfixed-factor-clockt' Ucore_d4_ckfixed-factor-clockt' Ucore_d6_ckfixed-factor-clockt' Uomap_192m_alwon_fckfixed-factor-clockt# Ucore_d2_ckfixed-factor-clockt' Usgx_mux_fck@b40ti,composite-mux-clock t+p @Usgx_fckti,composite-clocktUsgx_ick@b10ti,wait-gate-clockt?p Ucpefuse_fck@a08ti,gate-clocktp Uts_fck@a08ti,gate-clocktAp Uusbtll_fck@a08ti,wait-gate-clockttp Uusbtll_ick@a18ti,omap3-interface-clocktKp Ummchs3_ick@a10ti,omap3-interface-clocktKp Ummchs3_fck@a00ti,wait-gate-clocktp Udss1_alwon_fck_3430es2@e00ti,dss-gate-clocktpDUdss_ick_3430es2@e10ti,omap3-dss-interface-clockt@pUusbhost_120m_fck@1400ti,gate-clockttpUusbhost_48m_fck@1400ti,dss-gate-clockt1pUusbhost_ick@1410ti,omap3-dss-interface-clockt@pUclockdomainscore_l3_clkdmti,clockdomaintdpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintgdpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaintnd2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain ttarget-module@48320000ti,sysc-omap2ti,syscpH2H2 revsysctN{fckick+ H2counter@0ti,omap-counter32kp interrupt-controller@48200000ti,omap3-intcpH Utarget-module@48056000ti,sysc-omap2ti,syscpH`H`,H`(revsyscsyss#  tJ{ick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdmap  `Ugpio@48310000ti,omap3-gpiopH1gpio1 .gpio@49050000ti,omap3-gpiopIgpio2.Ugpio@49052000ti,omap3-gpiopI gpio3.gpio@49054000ti,omap3-gpiopI@ gpio4.gpio@49056000ti,omap3-gpiopI`!gpio5.gpio@49058000ti,omap3-gpiopI"gpio6.Userial@4806a000ti,omap3-uartpH :H12txrxuart1lserial@4806c000ti,omap3-uartpH:I34txrxuart2lserial@49020000ti,omap3-uartpI:J56txrxuart3lNdefault\i2c@48070000 ti,omap3-i2cpH8txrx+i2c1Ndefault\at24@50 atmel,24c02fpPtwl@48pH  ti,twl4030Ndefault\audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci o} vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1s ' Uregulator-vdacti,twl4030-vdacsw@w@U regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1s:0Uregulator-vmmc2ti,twl4030-vmmc2s:0regulator-vusb1v5ti,twl4030-vusb1v5Uregulator-vusb1v8ti,twl4030-vusb1v8Uregulator-vusb3v1ti,twl4030-vusb3v1Uregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2sw@w@regulator-vsimti,twl4030-vsimsw@-gpioti,twl4030-gpio.Utwl4030-usbti,twl4030-usb Upwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad $0iglj. madcti,twl4030-madc*Ui2c@48072000 ti,omap3-i2cpH 9txrx+i2c2i2c@48060000 ti,omap3-i2cpH=txrx+i2c3mailbox@48094000ti,omap3-mailboxmailboxpH @<HZdsp l wspi@48098000ti,omap2-mcspipH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3Ndefault\ads7846@0Ndefault\ ti,ads7846p`   .spi@4809a000ti,omap2-mcspipH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1<=>txrxINdefault\V`mmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrxNdefault\`lVzmmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommupH mmu_ispUmmu@5d000000ti,omap2-iommup]mmu_iva disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@mpu ;< commontxrxmcbsp1 txrxt{fck disabledtarget-module@480a0000ti,sysc-omap2ti,syscpH <H @H Drevsyscsysst{ick+ H rng@0 ti,omap2-rngp 4mcbsp@49022000ti,omap3-mcbsppI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxt{fckickokNdefault\Umcbsp@49024000ti,omap3-mcbsppI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxt{fckick disabledmcbsp@49026000ti,omap3-mcbsppI`mpu 67 commontxrxmcbsp4txrxt{fck disabledmcbsp@48096000ti,omap3-mcbsppH `mpu QR commontxrxmcbsp5txrxt{fck disabledsham@480c3000ti,omap3-shamshampH 0d1Erxtarget-module@48318000ti,sysc-omap2-timerti,syscpH1H1H1revsyscsyss' t{fckick+ H1timer@0ti,omap3430-timerpt{fck%Atarget-module@49032000ti,sysc-omap2-timerti,syscpI I I revsyscsyss' t{fckick+ I timer@0ti,omap3430-timerp&timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer56timer@4903a000ti,omap3430-timerpI*timer66timer@4903c000ti,omap3430-timerpI+timer76timer@4903e000ti,omap3430-timerpI,timer8C6timer@49040000ti,omap3430-timerpI-timer9Ctimer@48086000ti,omap3430-timerpH`.timer10Ctimer@48088000ti,omap3430-timerpH/timer11Ctarget-module@48304000ti,sysc-omap2-timerti,syscpH0@H0@H0@revsyscsyss' t{fckick+ H0@timer@0ti,omap3430-timerp_Pusbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs+ `ehci-phy kehci-phyohci@48064400ti,ohci-omap3pHDLvehci@48064800 ti,ehci-omappHHMgpmc@6e000000ti,omap3430-gpmcgpmcpnrxtx+. ,Unand@0,0ti,omap2-nand p swxx#x6xIWZftZH<xxZ+partition@0xloaderppartition@80000ubootppartition@260000uboot environmentp&partition@2a0000linuxp*@partition@6a0000rootfspjethernet@gpmcsmsc,lan9221smsc,lan9115#=#6(f-tI-WxWKKnNdefault\  pusb_otg_hs@480ab000ti,omap3-musbpH \]mcdma usb_otg_hs Ndefault\  usb2-phy 2dss@48050000 ti,omap3-dsspHok dss_coret{fck+Ndefault\ dispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H protophypll disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH ok dss_venct{fck ! portendpoint -  =Ussi-controller@48058000 ti,omap3-ssissiokpHHsysgddGgdd_mpu+ tr   {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHtxrxCDssi-port@4805b000ti,omap3-ssi-portpHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$+$isp@480bc000 ti,omap3-isppH H | I]l Pports+bandgap@48002524pH%$ti,omap34xx-bandgap \Utarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_corepH $sysct{fck+ H smartreflex@0ti,omap3-smartreflex-coreptarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivapH $sysct{fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaptarget-module@50000000ti,sysc-omap2ti,syscpPrevt{fckick+ P@opp-tableoperating-points-v2-ti-cpu]Uopp1-125000000 rsY@ y opp2-250000000 r沀 yg8g8g8  opp3-500000000 re yOOO opp4-550000000 r U ytxtxtx opp5-600000000 r#F yppp opp6-720000000 r*T yppp  thermal-zonescpu_thermal   N  memory@80000000dmemorypleds gpio-ledsNdefault\ledb cm-t3x:green  heartbeathsusb1_power_regregulator-fixed dhsusb1_vbuss2Z2Z pUhsusb2_power_regregulator-fixed dhsusb2_vbuss2Z2Z pUhsusb1_phyusb-nop-xceiv Uhsusb2_phyusb-nop-xceiv Uads7846-regregulator-fixed dads7846-regs2Z2ZUsvideo-connectorsvideo-connectortvportendpoint -U soundti,omap-twl4030 )cm-t35 2regulator-vddvarioregulator-fixed dvddvario ;Uregulator-vdd33aregulator-fixeddvdd33a ;Uregulator-mmc2-sdio-resetregulator-fixeddregulator-mmc2-sdio-resets2Z2Z  OU compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2cpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersreg-namesti,sysc-sidleti,sysc-maskti,sysc-midleti,syss-mask#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0pagesizebci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplynon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorsgpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-high