� ���r8��(��L,handset9Samsung Galaxy S5*?samsung,klteqcom,msm8974proqcom,msm8974chosenJserial0:115200n8clocksxo_board ?fixed-clockVc$�ssleep_clk ?fixed-clockVc�scpus { cpu@0 ?qcom,krait�qcom,kpss-acc-v2�cpu�����sWcpu@1 ?qcom,krait�qcom,kpss-acc-v2�cpu�����sYcpu@2 ?qcom,krait�qcom,kpss-acc-v2�cpu���� �s[cpu@3 ?qcom,krait�qcom,kpss-acc-v2�cpu��� � �s]l2-cache?cache��� sidle-statescpu-spc#?qcom,idle-state-spcarm,idle-state����sfirmwarescm?qcom,scm-msm8974qcom,scm# � � �*corebusifacememory@0�memory�pmu?qcom,krait-pmu {remoteproc$?qcom,msm8974-rpm-procqcom,rpm-procmaster-stats?qcom,rpm-master-stats6GAPSSMPSSLPSSPRONTOsmd-edge {�Y`rpm-requests?qcom,rpm-msm8974qcom,smd-rpm nrpm_requestsclock-controller?qcom,rpmcc-msm8974qcom,rpmccV#*xosIregulators-0?qcom,rpm-pma8084-regulatorss1� L����s�s2�� ��s�s3�� �� s4�w@�w@ss5� �p� �ps6����s�l1��(��(l2�O��O�s�l3���O�l4�O���(l5�w@�w@l6�w@�w@sDl7�w@�w@l8�w@�w@l9�w@�-pl10�w@�-pl11�� �� l12�w@�w@�s�l13�w@�-psl14�w@�w@l15�G��G�l16�)2��)2�l17�+|��+|�l18�+|��+|�l19�2Z��2Z�s�l20�-p�-p� @�sl21�-p�-p� @�sl22�-���2Z�s�l23�-���-��l24�.��.�sEl25� � l26�w@�G�l27�B@��(lvs1lvs2s,lvs3lvs4s�5vs1reserved-memory�mpss@8000000��s�mba@d100000� �s�wcnss@d200000� ��sFadsp@dc00000� ���s�memory@f500000�PP�smem@fa00000�� �smemory@fc00000���memory@fd60000���rmtfs@fd80000?qcom,rmtfs-mem���ramoops@3e8e0000?ramoops�>� )5?smem ?qcom,smemH6Vsmp2p-adsp ?qcom,smp2p^�� {�Y hwmaster-kernel�master-kernel�s�slave-kernel �slave-kernel��s�smp2p-modem ?qcom,smp2p^�� {Yhwmaster-kernel�master-kernel�s�slave-kernel �slave-kernel��s�smp2p-wcnss ?qcom,smp2p^�� {�Yhwmaster-kernel�master-kernel�sHslave-kernel �slave-kernel��sGsmsm ?qcom,smsmY  apps@0��sKmodem@1� {��s�adsp@2� {���wcnss@7� {���soc� ?simple-businterrupt-controller@f9000000?qcom,msm-qgic2����� smailbox@f9011000C?qcom,msm8974-apcs-kpss-globalqcom,msm8994-apcs-kpss-globalsyscon���spower-manager@f9012000$?qcom,msm8974-saw2-v2.1-l2qcom,saw2�� s watchdog@f9017000$?qcom,apss-wdt-msm8974qcom,kpss-wdt��p{#timer@f9020000�?arm,armv7-timer-mem��c$�frame@f9021000�{��� frame@f9023000� { ��0 �disabledframe@f9024000� { ��@ �disabledframe@f9025000� { ��P �disabledframe@f9026000� { ��` �disabledframe@f9027000� { ��p �disabledframe@f9028000� {��� �disabledpower-manager@f9088000?qcom,kpss-acc-v2�����spower-manager@f9089000%?qcom,msm8974-saw2-v2.1-cpuqcom,saw2�����spower-manager@f9098000?qcom,kpss-acc-v2�� ���spower-manager@f9099000%?qcom,msm8974-saw2-v2.1-cpuqcom,saw2�� ���spower-manager@f90a8000?qcom,kpss-acc-v2�� ���spower-manager@f90a9000%?qcom,msm8974-saw2-v2.1-cpuqcom,saw2�� ���s power-manager@f90b8000?qcom,kpss-acc-v2�� ���s power-manager@f90b9000%?qcom,msm8974-saw2-v2.1-cpuqcom,saw2�� ���s mmc@f9824900%?qcom,msm8974-sdhciqcom,sdhci-msm-v4���I��@�hccore{{��hc_irqpwr_irq$# � � 1 0*ifacecorexocalsleep�okay&2?defaultsleepMWmmc@f9864900%?qcom,msm8974-sdhciqcom,sdhci-msm-v4���I��@�hccore{��hc_irqpwr_irq# � �*ifacecorexo�okaya��&2?defaultMmmc@f98a4900%?qcom,msm8974-sdhciqcom,sdhci-msm-v4���I��@�hccore{}��hc_irqpwr_irq# � �*ifacecorexo�okaya��&2?defaultsleepM W!wifi@1�?brcm,bcm4329-fmac osamsung,klte"{\ �host-wake?defaultM#$serial@f991d000%?qcom,msm-uartdm-v1.4qcom,msm-uartdm���� {k# e W *coreiface �disabledserial@f991e000%?qcom,msm-uartdm-v1.4qcom,msm-uartdm���� {l# g W *coreiface?defaultM%�okayi2c@f9923000 �disabled?qcom,i2c-qup-v2.1.1���0 {_# Y W *coreiface?defaultsleepM&W'i2c@f9924000�okay?qcom,i2c-qup-v2.1.1���@ {`# [ W *coreiface?defaultsleepM(W)touchscreen@20?syna,rmi4-i2c� *{+�,?defaultM-�drmi4-f01@1��rmi4-f12@12��i2c@f9925000 �disabled?qcom,i2c-qup-v2.1.1���P {a# ] W *coreiface?defaultsleepM.W/i2c@f9928000�okay?qcom,i2c-qup-v2.1.1���� {d# c W *coreiface?defaultsleepM0W1pmic@60�`?maxim,max77826regulatorsLDO1�O��O�LDO2�B@�B@LDO3�O��O�LDO4�w@�w@LDO5�w@�w@LDO6�w@�2Z�LDO7�w@�w@LDO8�w@�2Z�LDO9�w@�w@LDO10�*���-pLDO11�)2��-pLDO12�&%��2Z�LDO13�2Z��2Z�s+LDO14�2Z��2Z�LDO15�w@�w@s�BUCK��(��(BUCKBOOST�3�@�3�@dma-controller@f9944000?qcom,bam-v1.4.0���@� {�# q*bam_clk��s;serial@f995d000%?qcom,msm-uartdm-v1.4qcom,msm-uartdm���� {q#  q *coreiface?defaultsleepM2W3 �disabledserial@f995e000%?qcom,msm-uartdm-v1.4qcom,msm-uartdm���� {r# � q *coreiface�okay?defaultsleepM4W5bluetooth?brcm,bcm43540-bt�-��?defaultM6 �"[ �7 "{K �host-wakeupserial@f9960000%?qcom,msm-uartdm-v1.4qcom,msm-uartdm��� {t# � q *coreiface?defaultM8 �disabledi2c@f9964000 �disabled?qcom,i2c-qup-v2.1.1���@ {f# u q *coreiface?defaultsleepM9W:i2c@f9967000 �disabled?qcom,i2c-qup-v2.1.1���p {i# { q *coreiface;;txrx?defaultsleepM<W=i2c@f9968000�okay?qcom,i2c-qup-v2.1.1���� {j# } q *coreiface?defaultsleepM>W?fuelgauge@36?maxim,max17048�6.V*{?defaultM@usb@f9a55000 ?qcom,ci-hdrc���P��R {�#    *ifacecore:  Jxh�_ fcorerulpi{otg��usb-phy�okay��A �B����sCulpiphy-0(?qcom,usb-hs-phy-msm8974qcom,usb-hs-phy� #  *refsleep_ Cfphypor�okay�D�EdsAphy-1(?qcom,usb-hs-phy-msm8974qcom,usb-hs-phy� #  *refsleep_ Cfphypor �disabledrng@f9bff000 ?qcom,prng����# �*coreremoteproc@fb204000?qcom,pronto-v2-pilqcom,pronto�� @ � �!�0 �ccudxepmuHF@�GGGG#�wdogfatalreadyhandoverstop-ack$H5stop �disabledsJiris ?qcom,wcn3680#I,*xosmd-edge {�Y`wcnss ?qcom,wcnss nWCNSS_CTRL �disabledKJbluetooth?qcom,wcnss-btwifi?qcom,wcnss-wlan{���txrx$K K 5tx-enabletx-rings-emptysram@fc190000?qcom,msm8974-rpm-stats��etf@fc307000 ?arm,coresight-tmcarm,primecell��0p#II *apb_pclkatclkout-portsportendpointULsUin-portsportendpointUMsRtpiu@fc318000!?arm,coresight-tpiuarm,primecell��1�#II *apb_pclkatclkin-portsportendpointUNsTfunnel@fc31a000+?arm,coresight-dynamic-funnelarm,primecell��1�#II *apb_pclkatclkin-portsport@5�endpointUOscout-portsportendpointUPsQfunnel@fc31b000+?arm,coresight-dynamic-funnelarm,primecell��1�#II *apb_pclkatclkin-portsport@1�endpointUQsPout-portsportendpointURsMreplicator@fc31c000/?arm,coresight-dynamic-replicatorarm,primecell��1�#II *apb_pclkatclkout-portsport@0�endpointUSsVport@1�endpointUTsNin-portsportendpointUUsLetr@fc322000 ?arm,coresight-tmcarm,primecell��2 #II *apb_pclkatclkin-portsportendpointUVsSetm@fc33c000"?arm,coresight-etm4xarm,primecell��3�#II *apb_pclkatclkeWout-portsportendpointUXs_etm@fc33d000"?arm,coresight-etm4xarm,primecell��3�#II *apb_pclkatclkeYout-portsportendpointUZs`etm@fc33e000"?arm,coresight-etm4xarm,primecell��3�#II *apb_pclkatclke[out-portsportendpointU\saetm@fc33f000"?arm,coresight-etm4xarm,primecell��3�#II *apb_pclkatclke]out-portsportendpointU^sbfunnel@fc345000+?arm,coresight-dynamic-funnelarm,primecell��4P#II *apb_pclkatclkin-portsport@0�endpointU_sXport@1�endpointU`sZport@2�endpointUas\port@3�endpointUbs^out-portsportendpointUcsOinterconnect@fc380000��8�?qcom,msm8974-bimci *busbus_a#IIs�clock-controller@fc400000?qcom,gcc-msm8974proV�}��@@ #I *xosleep_clks sram@fc428000?qcom,rpm-msg-ram��B�@ ��B�@ssram@150�Pssram@b50� Pssram@1550�Pssram@1f50�Psinterconnect@fc460000��F@?qcom,msm8974-snoci *busbus_a#IIinterconnect@fc468000��F�@?qcom,msm8974-pnoci *busbus_a#IIinterconnect@fc470000��G@?qcom,msm8974-ocmemnoci *busbus_a#I"I#s�interconnect@fc478000��G�@?qcom,msm8974-mmssnoci *busbus_a#drdrs�interconnect@fc480000��H@?qcom,msm8974-cnoci *busbus_a#IIthermal-sensor@fc4a9000#?qcom,msm8974-tsensqcom,tsens-v0_1��J��J���efghijklmnopqrstuvwxyz{|}~��������������������������modebase1base2use_backupmode_backupbase1_backupbase2_backups0_p1s0_p2s1_p1s1_p2s2_p1s2_p2s3_p1s3_p2s4_p1s4_p2s5_p1s5_p2s6_p1s6_p2s7_p1s7_p2s8_p1s8_p2s9_p1s9_p2s10_p1s10_p2s0_p1_backups0_p2_backups1_p1_backups1_p2_backups2_p1_backups2_p2_backups3_p1_backups3_p2_backups4_p1_backups4_p2_backups5_p1_backups5_p2_backups6_p1_backups6_p2_backups7_p1_backups7_p2_backups8_p1_backups8_p2_backups9_p1_backups9_p2_backups10_p1_backups10_p2_backup�  {��uplow�s�restart@fc4ab000 ?qcom,pshold��J�efuse@fc4bc000 ?qcom,msm8974-qfpromqcom,qfprom��K�!base1@d0���sfs0-p1@d1���sls1-p1@d2���sns2-p1@d2���sps3-p1@d3���srs4-p1@d4���sts5-p1@d4���svs6-p1@d5���sxs7-p1@d6���szs8-p1@d7���s|mode@d7���ses9-p1@d8���s~s10_p1@d8���s�base2@d9���sgs0-p2@da���sms1-p2@db���sos2-p2@dc���sqs3-p2@dc���sss4-p2@dd���sus5-p2@de���sws6-p2@df���sys7-p2@e0���s{s8-p2@e0���s}s9-p2@e1���ss10_p2@e2���s�s5-p2_backup@e3���s�mode_backup@e3���sis6-p2_backup@e4���s�s7-p2_backup@e4���s�s8-p2_backup@e5���s�s9-p2_backup@e6���s�s10_p2_backup@e7���s�base1_backup@440�@�sjs0-p1_backup@441�A�s�s1-p1_backup@442�A�s�s2-p1_backup@442�B�s�s3-p1_backup@443�C�s�s4-p1_backup@444�D�s�s5-p1_backup@444�D�s�s6-p1_backup@445�E�s�s7-p1_backup@446�F�s�use_backup@447�G�shs8-p1_backup@448�H�s�s9-p1_backup@448�H�s�s10_p1_backup@449�I�s�base2_backup@44a�J�sks0-p2_backup@44b�K�s�s1-p2_backup@44c�L�s�s2-p2_backup@44c�L�s�s3-p2_backup@44d�M�s�s4-p2_backup@44e�N�s�spmi@fc4cf000?qcom,spmi-pmic-arb�coreintrcnfg��L��L��L� �periph_irq {�����pma8084@0?qcom,pma8084qcom,spmi-pmic�rtc@6000?qcom,pm8941-rtc�`a �rtcalarm{apon@800?qcom,pm8941-pon�pwrkey?qcom,pm8941-pwrkey{�= ��tgpio@c000!?qcom,pma8084-gpioqcom,spmi-gpio��*!��s*gpio-keys-active-state-gpio2gpio3gpio52normal�;s�touchkey-int-state-gpio62normalHU;s�touchscreen-int-state-gpio82normalHU;s-panel-en-state-gpio142normal�;bs�wlan-sleep-clk-state-gpio162func2v;bs#panel-rst-state-gpio172normalH;bs�fuelgauge-int-state-gpio212normalHU;s@mpps@a000?qcom,pma8084-mppqcom,spmi-mpp��!���s�temp-alarm@2400?qcom,spmi-temp-alarm�${$����thermaladc@3100?qcom,spmi-vadc�1{1�s�channel@8�channel@9� channel@a� channel@c� channel@e�channel@f�pma8084@1?qcom,pma8084qcom,spmi-pmic�dma-controller@fc834000?qcom,bam-v1.4.0���@p {�����s�remoteproc@fc880000?qcom,msm8974-mss-pil�����  �qdsp6rmb@����#�wdogfatalreadyhandoverstop-ack# � � �*ifacebusmemxo_ J fmss_restart���$�5stop�okay������mbaH�mpssH�bam-dmux?qcom,bam-dmux�{  �pcpc-ack$KK  5pcpc-ack��txrxsmd-edge {Y `modemhwlock@fd484000/?qcom,msm8974-tcsr-mutexqcom,tcsr-mutexsyscon��H@  ssyscon@fd4a0000?qcom,tcsr-msm8974syscon��JsBpinctrl@fd510000?qcom,msm8974-pinctrl��Q@"�!�� {�s"sdc1-off-statesclk-pins -sdc1_clkHgcmd-pins -sdc1_cmd�gdata-pins -sdc1_data�gsdc2-off-states!clk-pins -sdc2_clkHgcmd-pins -sdc2_cmd�gdata-pins -sdc2_data�gblsp1-uart2-default-states%rx-pins-gpio5 2blsp_uart2g�tx-pins-gpio4 2blsp_uart2gHblsp2-uart1-default-states2tx-rts-pins-gpio41gpio44 2blsp_uart7gHrx-cts-pins-gpio42gpio43 2blsp_uart7g�blsp2-uart1-sleep-state-gpio41gpio42gpio43gpio442gpiog.s3blsp2-uart4-default-states8tx-rts-pins-gpio53gpio56 2blsp_uart10gHrx-cts-pins-gpio54gpio55 2blsp_uart10g�blsp1-i2c1-default-state -gpio2gpio3 2blsp_i2c1gHs&blsp1-i2c1-sleep-state -gpio2gpio3 2blsp_i2c1g�s'blsp1-i2c2-default-state -gpio6gpio7 2blsp_i2c2gHs(blsp1-i2c2-sleep-state -gpio6gpio7 2blsp_i2c2g�s)blsp1-i2c3-default-state-gpio10gpio11 2blsp_i2c3gHs.blsp1-i2c3-sleep-state-gpio10gpio11 2blsp_i2c3g�s/blsp1-i2c6-default-state-gpio29gpio30 2blsp_i2c6gHs0blsp1-i2c6-sleep-state-gpio29gpio30 2blsp_i2c6g�s1blsp2-i2c2-default-state-gpio47gpio48 2blsp_i2c8gHs9blsp2-i2c2-sleep-state-gpio47gpio48 2blsp_i2c8g�s:blsp2-i2c5-default-state-gpio83gpio84 2blsp_i2c11gHs<blsp2-i2c5-sleep-state-gpio83gpio84 2blsp_i2c11g�s=blsp2-i2c6-default-state-gpio87gpio88 2blsp_i2c12gHs>blsp2-i2c6-sleep-state-gpio87gpio88 2blsp_i2c12g�s?cci-default-states�cci-i2c0-default-pins-gpio19gpio20 2cci_i2c0gHcci-i2c1-default-pins-gpio21gpio22 2cci_i2c1gHcci-sleep-states�cci-i2c0-sleep-pins-gpio19gpio202gpiogHcci-i2c1-sleep-pins-gpio21gpio222gpiogHspi8_default-statemosi-pins-gpio45 2blsp_spi8miso-pins-gpio46 2blsp_spi8cs-pins-gpio47 2blsp_spi8clk-pins-gpio48 2blsp_spi8blsp2-uart2-pins-active-state-gpio45gpio46gpio47gpio48 2blsp_uart8gHs4blsp2-uart2-pins-sleep-state-gpio45gpio46gpio47gpio482gpiog.s5bt-pins-states6hostwake-pins-gpio752gpiogdevwake-pins-gpio912gpiogsdhc1-on-statesclk-pins -sdc1_clkgHcmd-data-pins-sdc1_cmdsdc1_datag�sdc3-on-state*-gpio35gpio36gpio37gpio38gpio39gpio402sdc3gHssdc3-cd-on-state-gpio622gpiogHsdhc2-on-states clk-pins -sdc2_clkgHcmd-data-pins-sdc2_cmdsdc2_datag�i2c-touchkey-state-gpio95gpio962gpio�s�i2c-led-gpioex-state2gpio.-gpio120gpio121s�gpioex-state-gpio1452gpio�gs�wifi-state-gpio922gpio.s$panel-state-gpio12 2mdp_vsyncgHs�clock-controller@fd8c0000?qcom,mmcc-msm8974V�}���`P#   I �����*xommss_gpll0_votegpll0_votegpll1_votegfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmiplledp_link_clkedp_vco_divsddisplay-subsystem@fd900000 ?qcom,mdss�����@�mdss_physvbif_phys=d#d]d^dm*ifacebusvsync {H���okay�s�display-controller@fd900000?qcom,msm8974-mdp5qcom,mdp5���  �mdp_phys�{ #d]d^didm*ifacebuscorevsyncK�� Ymdp0-memportsport@0�endpointU�s�port@1�endpointU�s�dsi@fd922800)?qcom,msm8974-dsi-ctrlqcom,mdss-dsi-ctrl���(� �dsi_ctrl�{:d!dl��8#did]d^d_dkdddn-*mdp_coreifacebusbytepixelcorecore_mmss���okay�����portsport@0�endpointU�s�port@1�endpointU��s�panel@0�?samsung,s6e3fa2?defaultM������ �*portendpointU�s�phy@fd922a00?qcom,dsi-phy-28nm-hpm���*���+���-�0"�dsi_plldsi_phydsi_phy_regulatorV� #d] *ifaceref�okay��s�dsi@fd922e00)?qcom,msm8974-dsi-ctrlqcom,mdss-dsi-ctrl���.� �dsi_ctrl�{:d"dl��8#did]d^d`dldedn-*mdp_coreifacebusbytepixelcorecore_mmss�� �disabledportsport@0�endpointU�s�port@1�endpointphy@fd923000?qcom,dsi-phy-28nm-hpm���0���1���3�0"�dsi_plldsi_phydsi_phy_regulatorV� #d] *ifaceref �disableds�cci@fda0c000?qcom,msm8974-cci���� {2#dUd,d-*camss_top_ahbcci_ahbcci?defaultsleepM�W� �disabledi2c-bus@0�c��i2c-bus@1�c��gpu@fdb00000?qcom,adreno-330.2qcom,adreno����kgsl_3d0_reg_memory {! �kgsl_3d0_irq#dwdxdy*coreifacemem_iface��=d�� K��� � Ygfx-memocmem�okayopp-table?operating-points-v2s�opp-320000000��opp-200000000� ��opp-27000000����sram@fdd00000?qcom,msm8974-ocmem��� �� �ctrlmem ���#I"dt *coreifacegmu-sram@0�s�remoteproc@fe200000?qcom,msm8974-adsp-pil�� @�����#�wdogfatalreadyhandoverstop-ack#*xoH�$�5stop�okay��smd-edge {�Y`lpasssram@fe805000$?qcom,msm8974-imemsysconsimple-mfd���Preboot-mode?syscon-reboot-mode�\thermal-zonescpu0-thermal�� ��tripstrip0'$�3�4passivetrip1'��3� 4criticalcpu1-thermal�� ��tripstrip0'$�3�4passivetrip1'��3� 4criticalcpu2-thermal�� ��tripstrip0'$�3�4passivetrip1'��3� 4criticalcpu3-thermal�� ��tripstrip0'$�3�4passivetrip1'��3� 4criticalq6-dsp-thermal�� ��tripstrip-point0'_�3�4hotmodemtx-thermal�� ��tripstrip-point0'_�3�4hotvideo-thermal�� ��tripstrip-point0's3�4hotwlan-thermal�� ��tripstrip-point0'�(3�4hotgpu-top-thermal�� �� tripstrip-point0'_�3�4hotgpu-bottom-thermal�� �� tripstrip-point0'_�3�4hottimer?arm,armv7-timer0{c$�aliases>/soc/serial@f991d000F/soc/mmc@f9824900K/soc/mmc@f9864900gpio-keys ?gpio-keys?defaultM�key-volume-down volume_down �*P�rakey-home home_key �*P��sakey-volume-up volume_up �*P�sai2c-gpio-touchkey ?i2c-gpio �"_ �"`?defaultM�touchkey@20?cypress,tm2-touchkey� *{?defaultM�����D�i2c-gpio-led ?i2c-gpio?defaultM�� �"y �"xgpio@20 ?nxp,pcal6416� !�?defaultM� �"�s7led-controller@30?panasonic,an30259a�0led@1�2status�led@2�2status�led@3�2status�wlan-regulator?regulator-fixed�wl-reg�2Z��2Z� �7�spanel-regulator?regulator-fixed?defaultM��panel-vddr-reg��`��` �*�s�vreg-vph-pwr?regulator-fixed�vph-pwr�6��6�� #address-cells#size-cellsinterrupt-parentchassis-typemodelcompatiblestdout-path#clock-cellsclock-frequencyphandleinterruptsenable-methoddevice_typeregnext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelcache-unifiedentry-latency-usexit-latency-usmin-residency-usclocksclock-namesqcom,rpm-msg-ramqcom,master-namesmboxesqcom,smd-edgeqcom,smd-channelsregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-system-loadregulator-allow-set-loadrangesno-mapqcom,client-idconsole-sizerecord-sizeftrace-sizepmsg-sizeecc-sizememory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsframe-numberstatusreg-namesinterrupt-namesbus-widthnon-removablevmmc-supplyvqmmc-supplypinctrl-namespinctrl-0pinctrl-1max-frequencybrcm,board-typevdd-supplyvio-supplysyna,startup-delay-mssyna,nosleep-modesyna,sensor-type#dma-cellsqcom,eemax-speeddevice-wakeup-gpiosshutdown-gpiosdmasdma-namesmaxim,double-socmaxim,rcompassigned-clocksassigned-clock-ratesresetsreset-namesphy_typedr_modeahb-burst-configphy-names#reset-cellsphysphy-selecthnp-disablesrp-disableadp-disable#phy-cellsv1p8-supplyv3p3-supplyqcom,init-seqinterrupts-extendedqcom,smem-statesqcom,smem-state-namesqcom,mmioremote-endpointcpu#interconnect-cells#power-domain-cellsnvmem-cellsnvmem-cell-names#qcom,sensors#thermal-sensor-cellsbitsqcom,channeldebouncebias-pull-uplinux,codegpio-controllergpio-ranges#gpio-cellspinsfunctionpower-sourcebias-disableinput-enableqcom,drive-strengthoutput-highio-channelsio-channel-names#io-channel-cellsnum-channelsqcom,num-eesqcom,powered-remotelyqcom,halt-regscx-supplymss-supplymx-supplypll-supplylabel#hwlock-cellsbias-pull-downpower-domainsinterconnectsinterconnect-namesassigned-clock-parentsvdda-supplyvddio-supplydata-lanesiovdd-supplyvddr-supplyreset-gpiossramoperating-points-v2opp-hzoffsetpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisserial0mmc0mmc1linux,input-typedebounce-intervalwakeup-sourcesda-gpiosscl-gpiosvcc-supplylinux,keycodesi2c-gpio,delay-uscolorregulator-namegpioenable-active-high