� ����8�( 2�x"ti,omap3-evmti,omap3430ti,omap3 +7TI OMAP35XX EVM (TMDSEVM3530)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/displaycpus+cpu@0arm,cortex-a8mcpuy}�cpu���(��H��Аg8� O�dp`� '��p�pmu@54000000arm,cortex-a8-pmuyT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busyh� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-busy + � pinmux@30 ti,omap3-padconfpinctrl-singley08+��� *�GdefaultU_�pinmux_twl4030_pinsg�A_�pinmux_dss_dpi_pins2�g����������������������_pinmux_mmc1_pinsPg "$&_�pinmux_mmc2_pins0g(*,.02_�pinmux_uart3_pinsgnAp_�pinmux_ehci_port_select_pinsg�_pinmux_hsusb2_pins0g� � � � � � _pinmux_wl12xx_gpiogPN_pinmux_smsc911x_pinsg�_�scm_conf@270sysconsimple-busyp0+ �p0_pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapy�{pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-��_�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock}�yh_ mcbsp5_fck�ti,composite-clock} _�mcbsp1_mux_fck@4�ti,composite-mux-clock}�y_ mcbsp1_fck�ti,composite-clock} _�mcbsp2_mux_fck@4�ti,composite-mux-clock} �y_mcbsp2_fck�ti,composite-clock}_�mcbsp3_mux_fck@68�ti,composite-mux-clock} yh_mcbsp3_fck�ti,composite-clock}_�mcbsp4_mux_fck@68�ti,composite-mux-clock} �yh_mcbsp4_fck�ti,composite-clock}_�clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singley \+��� *�pinmux_twl4030_vpins g_�pinmux_dss_dpi_pins10g  _aes@480c5000 ti,omap3-aes�aesyH PP��AB�txrxprm@48306000 ti,omap3-prmyH0`@� clocks+virt_16_8m_ck� fixed-clock�Y_osc_sys_ck@d40� ti,mux-clock}y @_sys_ck@1270�ti,divider-clock}��yp_ sys_clkout1@d70�ti,gate-clock}y p�dpll3_x2_ck�fixed-factor-clock}'dpll3_m2x2_ck�fixed-factor-clock}'_dpll4_x2_ck�fixed-factor-clock}'corex2_fck�fixed-factor-clock}'_!wkup_l4_ick�fixed-factor-clock} '_Pcorex2_d3_fck�fixed-factor-clock}!'_�corex2_d5_fck�fixed-factor-clock}!'_�clockdomainscm@48004000 ti,omap3-cmyH@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��_Bvirt_12m_ck� fixed-clock��_virt_13m_ck� fixed-clock��]@_virt_19200000_ck� fixed-clock�$�_virt_26000000_ck� fixed-clock����_virt_38_4m_ck� fixed-clock�I�_dpll4_ck@d00�ti,omap3-dpll-per-clock} y D 0_dpll4_m2_ck@d48�ti,divider-clock}�?y H_"dpll4_m2x2_mul_ck�fixed-factor-clock}"'_#dpll4_m2x2_ck@d00�ti,gate-clock}#�y 1_$omap_96m_alwon_fck�fixed-factor-clock}$'_+dpll3_ck@d00�ti,omap3-dpll-core-clock} y @ 0_dpll3_m3_ck@1140�ti,divider-clock}��y@_%dpll3_m3x2_mul_ck�fixed-factor-clock}%'_&dpll3_m3x2_ck@d00�ti,gate-clock}&� y 1_'emu_core_alwon_ck�fixed-factor-clock}''_dsys_altclk� fixed-clock�_0mcbsp_clks� fixed-clock�_dpll3_m2_ck@d40�ti,divider-clock}��y @_core_ck�fixed-factor-clock}'_(dpll1_fck@940�ti,divider-clock}(��y @_)dpll1_ck@904�ti,omap3-dpll-clock} )y  $ @ 4_dpll1_x2_ck�fixed-factor-clock}'_*dpll1_x2m2_ck@944�ti,divider-clock}*�y D_>cm_96m_fck�fixed-factor-clock}+'_,omap_96m_fck@d40� ti,mux-clock}, �y @_Gdpll4_m3_ck@e40�ti,divider-clock}�� y@_-dpll4_m3x2_mul_ck�fixed-factor-clock}-'_.dpll4_m3x2_ck@d00�ti,gate-clock}.�y 1_/omap_54m_fck@d40� ti,mux-clock}/0�y @_:cm_96m_d2_fck�fixed-factor-clock},'_1omap_48m_fck@d40� ti,mux-clock}10�y @_2omap_12m_fck�fixed-factor-clock}2'_Idpll4_m4_ck@e40�ti,divider-clock}� y@_3dpll4_m4x2_mul_ck�ti,fixed-factor-clock}3GUb_4dpll4_m4x2_ck@d00�ti,gate-clock}4�y 1b_�dpll4_m5_ck@f40�ti,divider-clock}�?y@_5dpll4_m5x2_mul_ck�ti,fixed-factor-clock}5GUb_6dpll4_m5x2_ck@d00�ti,gate-clock}6�y 1b_ldpll4_m6_ck@1140�ti,divider-clock}��?y@_7dpll4_m6x2_mul_ck�fixed-factor-clock}7'_8dpll4_m6x2_ck@d00�ti,gate-clock}8�y 1_9emu_per_alwon_ck�fixed-factor-clock}9'_eclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock}(�y p_;clkout2_src_mux_ck@d70�ti,composite-mux-clock}( ,:y p_<clkout2_src_ck�ti,composite-clock};<_=sys_clkout2@d70�ti,divider-clock}=��@y pumpu_ck�fixed-factor-clock}>'_?arm_fck@924�ti,divider-clock}?y $�emu_mpu_alwon_ck�fixed-factor-clock}?'_fl3_ick@a40�ti,divider-clock}(�y @_@l4_ick@a40�ti,divider-clock}@��y @_Arm_ick@c40�ti,divider-clock}A��y @gpt10_gate_fck@a00�ti,composite-gate-clock} � y _Cgpt10_mux_fck@a40�ti,composite-mux-clock}B �y @_Dgpt10_fck�ti,composite-clock}CDgpt11_gate_fck@a00�ti,composite-gate-clock} � y _Egpt11_mux_fck@a40�ti,composite-mux-clock}B �y @_Fgpt11_fck�ti,composite-clock}EFcore_96m_fck�fixed-factor-clock}G'_mmchs2_fck@a00�ti,wait-gate-clock}y �_�mmchs1_fck@a00�ti,wait-gate-clock}y �_�i2c3_fck@a00�ti,wait-gate-clock}y �_�i2c2_fck@a00�ti,wait-gate-clock}y �_�i2c1_fck@a00�ti,wait-gate-clock}y �_�mcbsp5_gate_fck@a00�ti,composite-gate-clock}� y _ mcbsp1_gate_fck@a00�ti,composite-gate-clock}� y _ core_48m_fck�fixed-factor-clock}2'_Hmcspi4_fck@a00�ti,wait-gate-clock}Hy �_�mcspi3_fck@a00�ti,wait-gate-clock}Hy �_�mcspi2_fck@a00�ti,wait-gate-clock}Hy �_�mcspi1_fck@a00�ti,wait-gate-clock}Hy �_�uart2_fck@a00�ti,wait-gate-clock}Hy �_�uart1_fck@a00�ti,wait-gate-clock}Hy � _�core_12m_fck�fixed-factor-clock}I'_Jhdq_fck@a00�ti,wait-gate-clock}Jy �_�core_l3_ick�fixed-factor-clock}@'_Ksdrc_ick@a10�ti,wait-gate-clock}Ky �_�gpmc_fck�fixed-factor-clock}K'core_l4_ick�fixed-factor-clock}A'_Lmmchs2_ick@a10�ti,omap3-interface-clock}Ly �_�mmchs1_ick@a10�ti,omap3-interface-clock}Ly �_�hdq_ick@a10�ti,omap3-interface-clock}Ly �_�mcspi4_ick@a10�ti,omap3-interface-clock}Ly �_�mcspi3_ick@a10�ti,omap3-interface-clock}Ly �_�mcspi2_ick@a10�ti,omap3-interface-clock}Ly �_�mcspi1_ick@a10�ti,omap3-interface-clock}Ly �_�i2c3_ick@a10�ti,omap3-interface-clock}Ly �_�i2c2_ick@a10�ti,omap3-interface-clock}Ly �_�i2c1_ick@a10�ti,omap3-interface-clock}Ly �_�uart2_ick@a10�ti,omap3-interface-clock}Ly �_�uart1_ick@a10�ti,omap3-interface-clock}Ly � _�gpt11_ick@a10�ti,omap3-interface-clock}Ly � _�gpt10_ick@a10�ti,omap3-interface-clock}Ly � _�mcbsp5_ick@a10�ti,omap3-interface-clock}Ly � _�mcbsp1_ick@a10�ti,omap3-interface-clock}Ly � _�omapctrl_ick@a10�ti,omap3-interface-clock}Ly �_�dss_tv_fck@e00�ti,gate-clock}:y�_�dss_96m_fck@e00�ti,gate-clock}Gy�_�dss2_alwon_fck@e00�ti,gate-clock} y�_�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock} �y _Mgpt1_mux_fck@c40�ti,composite-mux-clock}B y @_Ngpt1_fck�ti,composite-clock}MNaes2_ick@a10�ti,omap3-interface-clock}L�y _�wkup_32k_fck�fixed-factor-clock}B'_Ogpio1_dbck@c00�ti,gate-clock}Oy �_�sha12_ick@a10�ti,omap3-interface-clock}Ly �_�wdt2_fck@c00�ti,wait-gate-clock}Oy �_�wdt2_ick@c10�ti,omap3-interface-clock}Py �_�wdt1_ick@c10�ti,omap3-interface-clock}Py �_�gpio1_ick@c10�ti,omap3-interface-clock}Py �_�omap_32ksync_ick@c10�ti,omap3-interface-clock}Py �_�gpt12_ick@c10�ti,omap3-interface-clock}Py �_�gpt1_ick@c10�ti,omap3-interface-clock}Py �_�per_96m_fck�fixed-factor-clock}+'_ per_48m_fck�fixed-factor-clock}2'_Quart3_fck@1000�ti,wait-gate-clock}Qy� _�gpt2_gate_fck@1000�ti,composite-gate-clock} �y_Rgpt2_mux_fck@1040�ti,composite-mux-clock}B y@_Sgpt2_fck�ti,composite-clock}RSgpt3_gate_fck@1000�ti,composite-gate-clock} �y_Tgpt3_mux_fck@1040�ti,composite-mux-clock}B �y@_Ugpt3_fck�ti,composite-clock}TUgpt4_gate_fck@1000�ti,composite-gate-clock} �y_Vgpt4_mux_fck@1040�ti,composite-mux-clock}B �y@_Wgpt4_fck�ti,composite-clock}VWgpt5_gate_fck@1000�ti,composite-gate-clock} �y_Xgpt5_mux_fck@1040�ti,composite-mux-clock}B �y@_Ygpt5_fck�ti,composite-clock}XYgpt6_gate_fck@1000�ti,composite-gate-clock} �y_Zgpt6_mux_fck@1040�ti,composite-mux-clock}B �y@_[gpt6_fck�ti,composite-clock}Z[gpt7_gate_fck@1000�ti,composite-gate-clock} �y_\gpt7_mux_fck@1040�ti,composite-mux-clock}B �y@_]gpt7_fck�ti,composite-clock}\]gpt8_gate_fck@1000�ti,composite-gate-clock} � y_^gpt8_mux_fck@1040�ti,composite-mux-clock}B �y@__gpt8_fck�ti,composite-clock}^_gpt9_gate_fck@1000�ti,composite-gate-clock} � y_`gpt9_mux_fck@1040�ti,composite-mux-clock}B �y@_agpt9_fck�ti,composite-clock}`aper_32k_alwon_fck�fixed-factor-clock}B'_bgpio6_dbck@1000�ti,gate-clock}by�_�gpio5_dbck@1000�ti,gate-clock}by�_�gpio4_dbck@1000�ti,gate-clock}by�_�gpio3_dbck@1000�ti,gate-clock}by�_�gpio2_dbck@1000�ti,gate-clock}by� _�wdt3_fck@1000�ti,wait-gate-clock}by� _�per_l4_ick�fixed-factor-clock}A'_cgpio6_ick@1010�ti,omap3-interface-clock}cy�_�gpio5_ick@1010�ti,omap3-interface-clock}cy�_�gpio4_ick@1010�ti,omap3-interface-clock}cy�_�gpio3_ick@1010�ti,omap3-interface-clock}cy�_�gpio2_ick@1010�ti,omap3-interface-clock}cy� _�wdt3_ick@1010�ti,omap3-interface-clock}cy� _�uart3_ick@1010�ti,omap3-interface-clock}cy� _�uart4_ick@1010�ti,omap3-interface-clock}cy�_�gpt9_ick@1010�ti,omap3-interface-clock}cy� _�gpt8_ick@1010�ti,omap3-interface-clock}cy� _�gpt7_ick@1010�ti,omap3-interface-clock}cy�_�gpt6_ick@1010�ti,omap3-interface-clock}cy�_�gpt5_ick@1010�ti,omap3-interface-clock}cy�_�gpt4_ick@1010�ti,omap3-interface-clock}cy�_�gpt3_ick@1010�ti,omap3-interface-clock}cy�_�gpt2_ick@1010�ti,omap3-interface-clock}cy�_�mcbsp2_ick@1010�ti,omap3-interface-clock}cy�_�mcbsp3_ick@1010�ti,omap3-interface-clock}cy�_�mcbsp4_ick@1010�ti,omap3-interface-clock}cy�_�mcbsp2_gate_fck@1000�ti,composite-gate-clock}�y_mcbsp3_gate_fck@1000�ti,composite-gate-clock}�y_mcbsp4_gate_fck@1000�ti,composite-gate-clock}�y_emu_src_mux_ck@1140� ti,mux-clock} defy@_gemu_src_ck�ti,clkdm-gate-clock}g_hpclk_fck@1140�ti,divider-clock}h��y@pclkx2_fck@1140�ti,divider-clock}h��y@atclk_fck@1140�ti,divider-clock}h��y@traceclk_src_fck@1140� ti,mux-clock} def�y@_itraceclk_fck@1140�ti,divider-clock}i� �y@secure_32k_fck� fixed-clock��_jgpt12_fck�fixed-factor-clock}j'wdt1_fck�fixed-factor-clock}j'security_l4_ick2�fixed-factor-clock}A'_kaes1_ick@a14�ti,omap3-interface-clock}k�y rng_ick@a14�ti,omap3-interface-clock}ky �sha11_ick@a14�ti,omap3-interface-clock}ky �des1_ick@a14�ti,omap3-interface-clock}ky �cam_mclk@f00�ti,gate-clock}l�ybcam_ick@f10�!ti,omap3-no-wait-interface-clock}Ay�_�csi2_96m_fck@f00�ti,gate-clock}y�_�security_l3_ick�fixed-factor-clock}@'_mpka_ick@a14�ti,omap3-interface-clock}my �icr_ick@a10�ti,omap3-interface-clock}Ly �des2_ick@a10�ti,omap3-interface-clock}Ly �mspro_ick@a10�ti,omap3-interface-clock}Ly �mailboxes_ick@a10�ti,omap3-interface-clock}Ly �ssi_l4_ick�fixed-factor-clock}A'_tsr1_fck@c00�ti,wait-gate-clock} y �_ sr2_fck@c00�ti,wait-gate-clock} y �_ sr_l4_ick�fixed-factor-clock}A'dpll2_fck@40�ti,divider-clock}(��y@_ndpll2_ck@4�ti,omap3-dpll-clock} ny$@4���_odpll2_m2_ck@44�ti,divider-clock}o�yD_piva2_ck@0�ti,wait-gate-clock}py�_�modem_fck@a00�ti,omap3-interface-clock} y �_�sad2d_ick@a10�ti,omap3-interface-clock}@y �_�mad2d_ick@a18�ti,omap3-interface-clock}@y �_�mspro_fck@a00�ti,wait-gate-clock}y �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock}!�y _qssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock}!�y @$�_rssi_ssr_fck_3430es2�ti,composite-clock}qr_sssi_sst_fck_3430es2�fixed-factor-clock}s'_hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock}Ky �_�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock}ty �_usim_gate_fck@c00�ti,composite-gate-clock}G� y _sys_d2_ck�fixed-factor-clock} '_vomap_96m_d2_fck�fixed-factor-clock}G'_womap_96m_d4_fck�fixed-factor-clock}G'_xomap_96m_d8_fck�fixed-factor-clock}G'_yomap_96m_d10_fck�fixed-factor-clock}G' _zdpll5_m2_d4_ck�fixed-factor-clock}u'_{dpll5_m2_d8_ck�fixed-factor-clock}u'_|dpll5_m2_d16_ck�fixed-factor-clock}u'_}dpll5_m2_d20_ck�fixed-factor-clock}u'_~usim_mux_fck@c40�ti,composite-mux-clock(} vwxyz{|}~�y @_�usim_fck�ti,composite-clock}�usim_ick@c10�ti,omap3-interface-clock}Py � _�dpll5_ck@d04�ti,omap3-dpll-clock} y  $ L 4��_�dpll5_m2_ck@d50�ti,divider-clock}��y P_usgx_gate_fck@b00�ti,composite-gate-clock}(�y _�core_d3_ck�fixed-factor-clock}('_�core_d4_ck�fixed-factor-clock}('_�core_d6_ck�fixed-factor-clock}('_�omap_192m_alwon_fck�fixed-factor-clock}$'_�core_d2_ck�fixed-factor-clock}('_�sgx_mux_fck@b40�ti,composite-mux-clock }���,����y @_�sgx_fck�ti,composite-clock}��sgx_ick@b10�ti,wait-gate-clock}@y �_�cpefuse_fck@a08�ti,gate-clock} y �_�ts_fck@a08�ti,gate-clock}By �_�usbtll_fck@a08�ti,wait-gate-clock}uy �_�usbtll_ick@a18�ti,omap3-interface-clock}Ly �_�mmchs3_ick@a10�ti,omap3-interface-clock}Ly �_�mmchs3_fck@a00�ti,wait-gate-clock}y �_�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock}��yb_�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock}Ay�_�usbhost_120m_fck@1400�ti,gate-clock}uy�_�usbhost_48m_fck@1400�ti,dss-gate-clock}2y�_�usbhost_ick@1410�ti,omap3-dss-interface-clock}Ay�_�clockdomainscore_l3_clkdmti,clockdomain}��dpll3_clkdmti,clockdomain}dpll1_clkdmti,clockdomain}per_clkdmti,clockdomainh}��������������������������emu_clkdmti,clockdomain}hdpll4_clkdmti,clockdomain}wkup_clkdmti,clockdomain$}���������dss_clkdmti,clockdomain}�����core_l4_clkdmti,clockdomain�}�������������������������������������cam_clkdmti,clockdomain}��iva2_clkdmti,clockdomain}�dpll2_clkdmti,clockdomain}od2d_clkdmti,clockdomain }���dpll5_clkdmti,clockdomain}�sgx_clkdmti,clockdomain}�usbhost_clkdmti,clockdomain }���counter@48320000ti,omap-counter32kyH2  �counter_32kinterrupt-controller@48200000ti,omap3-intc��yH _dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmayH`� �� �`�dma_gpio@48310000ti,omap3-gpioyH1��gpio1�� ��_ gpio@49050000ti,omap3-gpioyI��gpio2� ��en_usb2_port!'2enable usb2 portgpio@49052000ti,omap3-gpioyI ��gpio3� ��gpio@49054000ti,omap3-gpioyI@� �gpio4� ��gpio@49056000ti,omap3-gpioyI`�!�gpio5� ��_�gpio@49058000ti,omap3-gpioyI��"�gpio6� ��_�serial@4806a000ti,omap3-uartyH� <H�R�12�txrx�uart1��lserial@4806c000ti,omap3-uartyH�<I�J�34�txrx�uart2��lserial@49020000ti,omap3-uartyI<J�n�56�txrx�uart3��lGdefaultU�i2c@48070000 ti,omap3-i2cyH��8��txrx+�i2c1�'�@twl@48yH�  ti,twl4030��GdefaultU��rtcti,twl4030-rtc� bciti,twl4030-bci� P�^� jvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2�usb_1v8�w@�w@{regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� _regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�_�regulator-vmmc2ti,twl4030-vmmc2�:��0�_regulator-vusb1v5ti,twl4030-vusb1v5_�regulator-vusb1v8ti,twl4030-vusb1v8_�regulator-vusb3v1ti,twl4030-vusb3v1_�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@{_regulator-vsimti,twl4030-vsim�w@�-��_�gpioti,twl4030-gpio� ���_en_on_board_gpio_61!'2en_hsusb2_clktwl4030-usbti,twl4030-usb� ��������_pwmti,twl4030-pwm�pwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad���8  7 Smadcti,twl4030-madc�_�power1ti,twl4030-power-omap3-evmti,twl4030-power-idle&i2c@48072000 ti,omap3-i2cyH ��9��txrx+�i2c2��i2c@48060000 ti,omap3-i2cyH��=��txrx+�i2c3��tvp5146@5c ti,tvp5146m2y\mailbox@48094000ti,omap3-mailbox�mailboxyH @�6BTdsp f qspi@48098000ti,omap2-mcspiyH ��A+�mcspi1|@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0y ti,tsc2046�B@����@����(���� �� �spi@4809a000ti,omap2-mcspiyH ��B+�mcspi2| �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiyH ��[+�mcspi3| ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiyH ��0+�mcspi4|�FG�tx0rx01w@480b2000 ti,omap3-1wyH �:�hdq1wmmc@4809c000ti,omap3-hsmmcyH ��S�mmc1�=>�txrx�<S�+�7�DGdefaultU�mmc@480b4000ti,omap3-hsmmcyH @�V�mmc2�/0�txrx+�ND\+GdefaultU�wlcore@2 ti,wl1271y ��oI�mmc@480ad000ti,omap3-hsmmcyH ��^�mmc3�MN�txrx �disabledmmu@480bd400�ti,omap2-iommuyH ����mmu_isp�_mmu@5d000000�ti,omap2-iommuy]���mmu_iva �disabledwdt@48314000 ti,omap3-wdtyH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspyH@��mpu �;< �commontxrx���mcbsp1� �txrx}��fck �disabledmcbsp@49022000ti,omap3-mcbspyI �I�� �mpusidetone�>?�commontxrxsidetone��mcbsp2mcbsp2_sidetone�!"�txrx}���fckick �disabledmcbsp@49024000ti,omap3-mcbspyI@�I�� �mpusidetone�YZ�commontxrxsidetone���mcbsp3mcbsp3_sidetone��txrx}���fckick �disabledmcbsp@49026000ti,omap3-mcbspyI`��mpu �67 �commontxrx���mcbsp4��txrx}��fck� �disabledmcbsp@48096000ti,omap3-mcbspyH `��mpu �QR �commontxrx���mcbsp5��txrx}��fck �disabledsham@480c3000ti,omap3-sham�shamyH 0d�1�E�rxtimer@48318000ti,omap3430-timeryH1��%�timer1�timer@49032000ti,omap3430-timeryI �&�timer2timer@49034000ti,omap3430-timeryI@�'�timer3timer@49036000ti,omap3430-timeryI`�(�timer4timer@49038000ti,omap3430-timeryI��)�timer5�timer@4903a000ti,omap3430-timeryI��*�timer6�timer@4903c000ti,omap3430-timeryI��+�timer7�timer@4903e000ti,omap3430-timeryI��,�timer8��timer@49040000ti,omap3430-timeryI�-�timer9�timer@48086000ti,omap3430-timeryH`�.�timer10�timer@48088000ti,omap3430-timeryH��/�timer11�timer@48304000ti,omap3430-timeryH0@�_�timer12� usbhstll@48062000 ti,usbhs-tllyH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostyH@ �usb_host_hs+� ehci-phyohci@48064400ti,ohci-omap3yHD�L%ehci@48064800 ti,ehci-omapyHH�M=�gpmc@6e000000ti,omap3430-gpmc�gpmcyn����rxtxBN+���  �0,_�ethernet@gpmcsmsc,lan9221smsc,lan9115`k}��������(-&�5-C�R�c�tx��K�K���'�7�ER �� y�GdefaultU�nand@0,0ti,omap2-nand y ��hmicron,mt29f2g16abdhcwk�bch8���,�,��",C(&6t@RRcR(�+usb_otg_hs@480ab000ti,omap3-musbyH ��\]�mcdma �usb_otg_hs��� ��= �usb2-phy��2dss@48050000 ti,omap3-dssyH�ok �dss_core}��fck+����GdefaultUdispc@48050400ti,omap3-dispcyH� �dss_dispc}��fckencoder@4804fc00 ti,omap3-dsiyH�H�@H� �protophypll� �disabled �dss_dsi1}�� �fcksys_clkencoder@48050800ti,omap3-rfbiyH �disabled �dss_rfbi}���fckickencoder@48050c00ti,omap3-vencyH  �disabled �dss_venc}��fckportendpoint  _ssi-controller@48058000 ti,omap3-ssi�ssi�okyH�H��sysgdd�G�gdd_mpu+� }s �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portyH�H��txrx�CDssi-port@4805b000ti,omap3-ssi-portyH�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleyH%�$+��� *�GdefaultUpinmux_ehci_phy_pinsg_pinmux_hsusb2_2_pins0g   " _isp@480bc000 ti,omap3-ispyH ��H �|� '{l .�ports+bandgap@48002524yH%$ti,omap34xx-bandgap :_ target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_coreyH �$�sysc P} �fck+ �H �smartreflex@0ti,omap3-smartreflex-corey�target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_ivayH �$�sysc P} �fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivay�thermal-zonescpu_thermal ]� s� �N  � regulator-vddvarioregulator-fixed �vddvario{_�regulator-vdd33aregulator-fixed�vdd33a{_�hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z�    �p �_ hsusb2_phyusb-nop-xceiv � � �GdefaultU_�leds gpio-ledsledb �omap3evm::ledb ! �default-onwl12xx_vmmcregulator-fixed�vwl1271�w@�w@  � �p � �GdefaultU_�backlightgpio-backlight � !regulator-lcd-3v3regulator-fixed�lcd_3v3�2Z��2Z� �p  �_�displaysharp,ls037v7dw01 �lcd � � � ��$ '�  portendpoint _memory@80000000mmemoryy� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-lowline-nameinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorsstartup-delay-usenable-active-highreset-gpioslabellinux,default-triggervin-supplydefault-onpower-supplyenvdd-supplyenable-gpiosmode-gpios