� ��(�8%p([%8 ',Qualcomm Technologies, Inc. SM4450 QRD2qcom,sm4450-qrdqcom,sm4450chosen=serial0:115200n8clocksxo-board 2fixed-clockI��Yf!sleep-clk 2fixed-clockI}Yfbi-tcxo-div2-clkY2fixed-factor-clocknu�f"cpus cpu@0�cpu2arm,cortex-a55�n�psci���psci��fl2-cache2cache��fl3-cache2cache�fcpu@100�cpu2arm,cortex-a55�n�psci���psci��fl2-cache2cache��fcpu@200�cpu2arm,cortex-a55�n�psci���psci��fl2-cache2cache��fcpu@300�cpu2arm,cortex-a55�n�psci� ��psci��fl2-cache2cache��f cpu@400�cpu2arm,cortex-a55�n�psci� ��psci��fl2-cache2cache��f cpu@500�cpu2arm,cortex-a55�n�psci� ��psci��fl2-cache2cache��f cpu@600�cpu2arm,cortex-a78�n�psci� ��psci��fl2-cache2cache��f cpu@700�cpu2arm,cortex-a78�n�psci� ��psci��fl2-cache2cache��f cpu-mapcluster0core0core1core2core3core4core5core6core7idle-statespscicpu-sleep-0-02arm,idle-state%@< M�]�nfcpu-sleep-1-02arm,idle-state%@<XM]�nfdomain-idle-statescluster-sleep-02domain-idle-state%AD<M �]�fcluster-sleep-12domain-idle-state%A3D<M �]!ffmemory@a0000000�memory��pmu-a552arm,cortex-a55-pmu pmu-a782arm,cortex-a78-pmu psci 2arm,psci-1.0�smcpower-domain-cpu0���fpower-domain-cpu1���power-domain-cpu2���power-domain-cpu3���power-domain-cpu4���power-domain-cpu5���power-domain-cpu6���power-domain-cpu7���power-domain-cpu-cluster0��freserved-memory �cmd-db@80860000 2qcom,cmd-db����soc@0 �� 2simple-busclock-controller@1000002qcom,sm4450-gcc�BY��nfgeniqup@ac00002qcom,geni-se-qup�� �n\] �m-ahbs-ahb �okayserial@a880002qcom,geni-debug-uart���@nV�se c��default�okayhwlock@1f400002qcom,tcsr-mutex��clock-controller@3d900002qcom,sm4450-gpucc���n!"Y��clock-controller@ade00002qcom,sm4450-camcc� �nY��clock-controller@af000002qcom,sm4450-dispcc� �$nY��interrupt-controller@b2200002qcom,sm4450-pdcqcom,pdc � "@�d$�^^�}? 1f pinctrl@f1000002qcom,sm4450-tlmm�0 �FV1 b�n |fqup-uart7-rx-state�gpio23 �qup1_se2_l2��fqup-uart7-tx-state�gpio22 �qup1_se2_l2��finterrupt-controller@17200000 2arm,gic-v3 � &   1��ftimer@174200002arm,armv7-timer-mem�B�  frame@17421000�BB �frame@17423000�B0�   �disabledframe@17425000�BP�   �disabledframe@17427000�Bp�   �disabledframe@17429000�B��   �disabledframe@1742b000�B��   �disabledframe@1742d000�B��  �disabledrsc@17a000002qcom,rpmh-rsc0�����drv-0drv-1drv-2$ �apps_rsc   �bcm-voter2qcom,bcm-voterclock-controller2qcom,sm4450-rpmh-clkYn!�xofcpufreq@17d91000+2qcom,sm4450-cpufreq-epssqcom,cpufreq-epss ��� �freq-domain0freq-domain1 n" �xoalternate0dcvsh-irq-0dcvsh-irq-1@Yftimer2arm,armv8-timer0 �� � �aliases$S/soc@0/geniqup@ac0000/serial@a88000 interrupt-parent#address-cells#size-cellsmodelcompatiblestdout-pathclock-frequency#clock-cellsphandleclocksclock-multclock-divdevice_typeregenable-methodnext-level-cachepower-domainspower-domain-namesqcom,freq-domain#cooling-cellscache-levelcache-unifiedcpuentry-methodarm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopinterrupts#power-domain-cellsdomain-idle-statesrangesno-mapdma-ranges#reset-cellsclock-namesstatuspinctrl-0pinctrl-names#hwlock-cellsqcom,pdc-ranges#interrupt-cellsinterrupt-controllergpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disable#redistributor-regionsredistributor-strideframe-numberreg-nameslabelqcom,tcs-offsetqcom,drv-idqcom,tcs-configinterrupt-names#freq-domain-cellsserial0