� ���P8��( ��� ,Qualcomm SA8540P Ride2qcom,sa8540p-rideqcom,sa8540pclocksxo-board-clk 2fixed-clock=JI�Z�sleep-clk 2fixed-clock=J�Z4cpus cpu@0bcpu2arm,cortex-a78cnrypsci���%���psci�� Zl2-cache2cache(4�Zl3-cache2cache(4Zcpu@100bcpu2arm,cortex-a78cnrypsci���%�� �psci�� Zl2-cache2cache(4�Zcpu@200bcpu2arm,cortex-a78cnrypsci���%� � �psci�� Zl2-cache2cache(4�Z cpu@300bcpu2arm,cortex-a78cnrypsci���%� � �psci�� Zl2-cache2cache(4�Z cpu@400bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@500bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@600bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu@700bcpu2arm,cortex-x1cnrypsci��N���psci�� Zl2-cache2cache(4�Zcpu-mapcluster0core0Bcore1Bcore2Bcore3Bcore4Bcore5Bcore6Bcore7Bidle-statesFpscicpu-sleep-0-02arm,idle-stateSlittle-rail-power-collapsec@zc���^�Z&cpu-sleep-1-02arm,idle-stateSbig-rail-power-collapsec@z������Z'domain-idle-statescluster-sleep-02domain-idle-statecA�Dz ����'Z(firmwarescm2qcom,scm-sc8280xpqcom,scm  �!0interconnect-aggre1-noc2qcom,sc8280xp-aggre1-noc��"Z@interconnect-aggre2-noc2qcom,sc8280xp-aggre2-noc��"Zinterconnect-clk-virt2qcom,sc8280xp-clk-virt��"Z=interconnect-config-noc2qcom,sc8280xp-config-noc��"Z?interconnect-dc-noc2qcom,sc8280xp-dc-noc��"interconnect-gem-noc2qcom,sc8280xp-gem-noc��"Z>interconnect-lpass-ag-noc2qcom,sc8280xp-lpass-ag-noc��"interconnect-mc-virt2qcom,sc8280xp-mc-virt��"Z interconnect-mmss-noc2qcom,sc8280xp-mmss-noc��"Z�interconnect-nspa-noc2qcom,sc8280xp-nspa-noc��"Z�interconnect-nspb-noc2qcom,sc8280xp-nspb-noc��"Z�interconnect-system-noc2qcom,sc8280xp-system-noc��"memory@80000000bmemoryn�opp-table-cpu02operating-points-v2�Zopp-300000000���|opp-403200000�X��opp-499200000��0�`opp-595200000�#z@opp-806400000�0�wopp-902400000�5Ɉ��opp-1017600000�<�X��opp-1113600000�B`0 opp-1209600000�H;�opp-1324800000�N��t opp-1440000000�UԨ�opp-1555200000�\�x�@opp-1670400000�c�H opp-1785600000�jnB`opp-1881600000�p&�B`opp-710400000�*W�H opp-2016000000�x)�B`opp-2131200000��B`opp-2246400000���XB`opp-table-cpu42operating-points-v2�Zopp-825600000�15��|opp-940800000�8x��opp-1056000000�>�H��opp-1171200000�E�;�opp-1286400000�L��t opp-1401600000�S���opp-1516800000�Zh��@opp-1632000000�aFX opp-1747200000�h$( opp-1862400000�o�B`opp-1977600000�u��B`opp-2073600000�{��B`opp-2169600000��QxB`opp-2284800000��/HB`opp-2496000000����B`opp-2592000000��~�B`opp-2380800000��� B`opp-table-qup100mhz2operating-points-v2ZAopp-75000000�xh�#opp-100000000���$pmu2arm,armv8-pmuv3 psci 2arm,psci-1.0�smcpower-domain-cpu0*�%>&Zpower-domain-cpu1*�%>&Z power-domain-cpu2*�%>&Z power-domain-cpu3*�%>&Z power-domain-cpu4*�%>'Zpower-domain-cpu5*�%>'Zpower-domain-cpu6*�%>'Zpower-domain-cpu7*�%>'Zpower-domain-cpu-cluster0*>(Z%reserved-memory Qreserved-region@80000000n��Xcmd-db-region@80860000 2qcom,cmd-dbn��Xreserved-region@80880000n��Xsmem-region@80900000 2qcom,smemn�� X_)reserved-region@80b00000n��Xreserved-region@83b00000n��pXreserved-region@85b00000n���Xadsp-region@86c00000n��XZ_cdsp0-region@8a100000n��XZ�cdsp1-region@8c600000n�`�XZ�reserved-region@aeb00000n��`Xsmp2p-adsp 2qcom,smp2pg��q* �*��master-kernel�master-kernel�Zaslave-kernel �slave-kernel��Z^smp2p-nsp0 2qcom,smp2pg^�q* �*��master-kernel�master-kernel�Z�slave-kernel �slave-kernel��Z�smp2p-nsp1 2qcom,smp2pgihq* �*�� master-kernel�master-kernel�Z�slave-kernel �slave-kernel��Z�soc@0 2simple-bus Q�ethernet@200002qcom,sc8280xp-ethqos n`stmmacethrgmii r+3+8+4+6 stmmacethpclkptp_refrgmii��macirqeth_lpi ),��+ 09 BP^okaye-x.���/ �rgmii-txid�default�0mdio2snps,dwmac-mdio phy@82ethernet-phy-id0141.0dd4n q1 �2�*��p bethernet-phy �����Z/rx-queues-configZ-queue0':R`queue1':nqueue2}:�queue3}:` tx-queues-config��Z.queue0'queue1'queue2}��������queue3}��������clock-controller@1000002qcom,gcc-sc8280xpn=*�r3456789:;�<Z+mailbox@4080002qcom,sc8280xp-ipccqcom,ipccn@� ���Z*efuse@784000!2qcom,sc8280xp-qfpromqcom,qfpromnx@0 gpu-speed-bin@18bn�!geniqup@8c00002qcom,geni-se-qupn� r+�+�  m-ahbs-ahb ),� Q^okayi2c@8800002qcom,geni-i2cn�@ r+� se u�<H ==>?.@ &qup-corequp-configqup-memory ^disabledspi@8800002qcom,geni-spin�@ r+� se u�<H ==>?.@ &qup-corequp-configqup-memory ^disabledi2c@8840002qcom,geni-i2cn�@@ r+� se G�<H ==>?.@ &qup-corequp-configqup-memory ^disabledspi@8840002qcom,geni-spin�@@ r+� se G�<H ==>?.@ &qup-corequp-configqup-memory ^disabledserial@8840002qcom,geni-debug-uartn�@@r+� se G�A�<0 ==>?.&qup-corequp-config^okayi2c@8880002qcom,geni-i2cn��@ r+� se H�<H ==>?.@ &qup-corequp-configqup-memory^okay�default�Bspi@8880002qcom,geni-spin��@ r+� se H�<H ==>?.@ &qup-corequp-configqup-memory ^disabledi2c@88c0002qcom,geni-i2cn��@ r+� se I�<H ==>?.@ &qup-corequp-configqup-memory ^disabledspi@88c0002qcom,geni-spin��@ r+� se I�<H ==>?.@ &qup-corequp-configqup-memory ^disabledi2c@8900002qcom,geni-i2cn�@ r+� se J�<H ==>?.@ &qup-corequp-configqup-memory ^disabledspi@8900002qcom,geni-spin�@ r+� se J�<H ==>?.@ &qup-corequp-configqup-memory ^disabledi2c@8940002qcom,geni-i2cn�@@ ser+� K �<H ==>?.@ &qup-corequp-configqup-memory ^disabledspi@8940002qcom,geni-spin�@@ r+� se K�<H ==>?.@ &qup-corequp-configqup-memory ^disabledi2c@8980002qcom,geni-i2cn��@  ser+� A�<H ==>?.@ &qup-corequp-configqup-memory ^disabledspi@8980002qcom,geni-spin��@ r+� se A�<H ==>?.@ &qup-corequp-configqup-memory ^disabledi2c@89c0002qcom,geni-i2cn��@  ser+� B�<H ==>?.@ &qup-corequp-configqup-memory ^disabledspi@89c0002qcom,geni-spin��@ r+� se B�<H ==>?.@ &qup-corequp-configqup-memory ^disabledgeniqup@9c00002qcom,geni-se-qupn�`r+�+�  m-ahbs-ahb ),c Q^okayi2c@9800002qcom,geni-i2cn�@  ser+� Y�<H ==>?,@ &qup-corequp-configqup-memory^okay�default�Cspi@9800002qcom,geni-spin�@ r+� se Y�<H ==>?,@ &qup-corequp-configqup-memory ^disabledi2c@9840002qcom,geni-i2cn�@@  ser+� Z�<H ==>?,@ &qup-corequp-configqup-memory^okay�default�Dspi@9840002qcom,geni-spin�@@ r+� se Z�<H ==>?,@ &qup-corequp-configqup-memory ^disabledi2c@9880002qcom,geni-i2cn��@  ser+� [�<H ==>?,@ &qup-corequp-configqup-memory ^disabledspi@9880002qcom,geni-spin��@ r+� se [�<H ==>?,@ &qup-corequp-configqup-memory ^disabledserial@9880002qcom,geni-uartn��@r+� se [�A�<0 ==>?,&qup-corequp-config ^disabledi2c@98c0002qcom,geni-i2cn��@  ser+� \�<H ==>?,@ &qup-corequp-configqup-memory ^disabledspi@98c0002qcom,geni-spin��@ r+� se \�<H ==>?,@ &qup-corequp-configqup-memory ^disabledi2c@9900002qcom,geni-i2cn�@ ser+� ] �<H ==>?,@ &qup-corequp-configqup-memory ^disabledspi@9900002qcom,geni-spin�@ r+� se ]�<H ==>?,@ &qup-corequp-configqup-memory ^disabledi2c@9940002qcom,geni-i2cn�@@  ser+� ^�<H ==>?,@ &qup-corequp-configqup-memory ^disabledspi@9940002qcom,geni-spin�@@ r+� se ^�<H ==>?,@ &qup-corequp-configqup-memory ^disabledi2c@9980002qcom,geni-i2cn��@  ser+� _�<H ==>?,@ &qup-corequp-configqup-memory ^disabledspi@9980002qcom,geni-spin��@ r+� se _�<H ==>?,@ &qup-corequp-configqup-memory ^disabledi2c@99c0002qcom,geni-i2cn��@  ser+� `�<H ==>?,@ &qup-corequp-configqup-memory ^disabledspi@99c0002qcom,geni-spin��@ r+� se `�<H ==>?,@ &qup-corequp-configqup-memory ^disabledgeniqup@ac00002qcom,geni-se-qupn�`r+�+�  m-ahbs-ahb ),� Q^okayi2c@a800002qcom,geni-i2cn�@ r+� se a�<H ==>?-@ &qup-corequp-configqup-memory ^disabledspi@a800002qcom,geni-spin�@ r+� se a�<H ==>?-@ &qup-corequp-configqup-memory ^disabledi2c@a840002qcom,geni-i2cn�@@ r+� se b�<H ==>?-@ &qup-corequp-configqup-memory ^disabledspi@a840002qcom,geni-spin�@@ r+� se b�<H ==>?-@ &qup-corequp-configqup-memory ^disabledi2c@a880002qcom,geni-i2cn��@ r+� se c�<H ==>?-@ &qup-corequp-configqup-memory ^disabledspi@a880002qcom,geni-spin��@ r+� se c�<H ==>?-@ &qup-corequp-configqup-memory ^disabledi2c@a8c0002qcom,geni-i2cn��@ r+� se d�<H ==>?-@ &qup-corequp-configqup-memory ^disabledspi@a8c0002qcom,geni-spin��@ r+� se d�<H ==>?-@ &qup-corequp-configqup-memory ^disabledi2c@a900002qcom,geni-i2cn�@ r+� se e�<H ==>?-@ &qup-corequp-configqup-memory^okay�default�Espi@a900002qcom,geni-spin�@ r+� se e�<H ==>?-@ &qup-corequp-configqup-memory ^disabledi2c@a940002qcom,geni-i2cn�@@ r+� se f�<H ==>?-@ &qup-corequp-configqup-memory ^disabledspi@a940002qcom,geni-spin�@@ r+� se f�<H ==>?-@ &qup-corequp-configqup-memory ^disabledi2c@a980002qcom,geni-i2cn��@ r+� se C�<H ==>?-@ &qup-corequp-configqup-memory ^disabledspi@a980002qcom,geni-spin��@ r+� se C�<H ==>?-@ &qup-corequp-configqup-memory ^disabledi2c@a9c0002qcom,geni-i2cn��@ r+� se D�<H ==>?-@ &qup-corequp-configqup-memory^okay�default�Fspi@a9c0002qcom,geni-spin��@ r+� se D�<H ==>?-@ &qup-corequp-configqup-memory ^disabledrng@10d3000 2qcom,prng-een 0r3 corepcie@1c00000bpci2qcom,pcie-sa8540p`n�000 �00�0parfdbielbiatuconfigmhi 8Q0 0000�9�CPakG msi�s������Hr+�+�+�+�+�+&+ + +$Y auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfcnoc_qx�+��$�0  >?Q&pcie-memcpu-pcie�+ �pci�+H�;�pciephy ^disabledpcie@0bpcin9� Qphy@1c06000"2qcom,sc8280xp-qmp-gen3x1-pcie-phyn�` 0r+�+�+�+W+�+�$ auxcfg_ahbrefrchngpipepipediv2�+W����+�+#�phy=�pcie_4_pipe_clk� ^disabledZ;pcie@1c08000bpci2qcom,pcie-sa8540p`n��022 �22��parfdbielbiatuconfigmhi 8Q2 2020�9�CPakG  5msi�s��@r+�+�+�+�+�+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf�+��$�0  >?P&pcie-memcpu-pcie�+�pci�+H�:�pciephy ^disabledpcie@0bpcin9� Qphy@1c0e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn�� 0r+�+�++V+�+�$ auxcfg_ahbrefrchngpipepipediv2�+V����+�+�phy=�pcie_3b_pipe_clk� ^disabledZ:pcie@1c10000bpci2qcom,pcie-sa8540pPn�0@@ �@@parfdbielbiatuconfig TQ@ @ @0@0 9�CPakG  7msi�s�� @r+�+�+�+�+�+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf�+��$�0  >?O&pcie-memcpu-pcie�+�pci�+H�9�pciephy^okay �1� 18�default�Ipcie@0bpcin9� Qphy@1c14000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n�@ �` 0r+�+�++U+�+�$ auxcfg_ahbrefrchngpipepipediv2�+U����+�+�phy !�D=�pcie_3a_pipe_clk�^okay$J4KZ9pcie@1c18000bpci2qcom,pcie-sa8540p`n��088 �88��parfdbielbiatuconfigmhi 8Q8 8080�9�CPakG  msi�s��w���@r+t+v+w+}+~+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf�+t�$�0  >?N&pcie-memcpu-pcie�+�pci�+H�8�pciephy ^disabledpcie@0bpcin9� Qphy@1c1e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phyn�� 0r+t+v+h+T+y+|$ auxcfg_ahbrefrchngpipepipediv2�+T����+�+�phy=�pcie_2b_pipe_clk� ^disabledZ8pcie@1c20000bpci2qcom,pcie-sa8540p`n�0<< �<<�0parfdbielbiatuconfigmhi TQ< < <0<0�9�CPakG  �msi�s��@r+i+k+l+r+s+&+ + Q auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf�+i�$�0  >?M&pcie-memcpu-pcie�+ �pci�+H�7�pciephy ^disabled �1� 1��default�Lpcie@0bpcin9� Qphy@1c24000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy n�@ �` 0r+i+k+h+S+n+q$ auxcfg_ahbrefrchngpipepipediv2�+S����+�+�phy !�D=�pcie_2a_pipe_clk� ^disabled$J4KZ7ufs@1d84000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n�@0  �M�ufsphyD�+1�rst�+H ),�C@r+ + + +++++n core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@Xxh��xh��^okay �1�fNqOZPphy@1d870002qcom,sc8280xp-qmp-ufs-phyn�pr3++� refref_auxqref�+�P�ufsphy�^okay$Q4RZMufs@1da4000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0n�@0 }�S�ufsphyD�+0�rst�+ ),�C@r+�+ +�+ ++++n core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@Xxh��xh�� ^disabledZTphy@1da70002qcom,sc8280xp-qmp-ufs-phyn�pr3++� refref_auxqref�+�T�ufsphy� ^disabledZShwlock@1f400002qcom,tcsr-mutexn�}Z)syscon@1fc00002qcom,sc8280xp-tcsrsysconn�Z!gpu@3d000002qcom,adreno-690.0qcom,adreno0n����#kgsl_3d0_reg_memorycx_memcx_dbgc ,)U U �V�W > &gfx-mem ^disabledZ�opp-table2operating-points-v2ZVopp-270000000�߀�@�opp-410000000�p����8opp-500000000��e���8opp-547000000� ������8opp-606000000�$Ӏ�)��opp-640000000�&%��@)��opp-655000000�' ����)��opp-690000000�) ����)��gmu@3d6a000&2qcom,adreno-gmu-690.0qcom,adreno-gmu0n֠@� )gmursccgmu_pdc01hfigmu8rXX+%+MXXX% gmucxoaximemnocahbhubsmmu_vote�XX�cxgx )U �YZWopp-table2operating-points-v2ZYopp-200000000� ���0opp-500000000��e��clock-controller@3d900002qcom,sc8280xp-gpuccn��r3+J+K8 bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src=* ^disabledZXiommu@3da0000B2qcom,sc8280xp-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500n������������������8r+M+NXXXXX� gcc_gpu_memnoc_gfx_clkgcc_gpu_snoc_dvm_gfx_clkgpu_cc_ahb_clkgpu_cc_hlos1_vote_gpu_smmu_clkgpu_cc_cx_gmu_clkgpu_cc_hub_cx_int_clkgpu_cc_hub_aon_clk�XC ^disabledZUphy@88e500022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn�Pr3 ref�+,�^okay4Z�[�\Z{phy@88e700022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn�pr+ ref�+(�^okay4Z�]�\Zuphy@88e800022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+ ref�+)� ^disabledZwphy@88e900022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+ ref�+*� ^disabledZyphy@88ea00022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn��r+ ref�++� ^disabledZzphy@88ef0002qcom,sc8280xp-qmp-usb3-uni-phyn��  r+6+4+8+9 auxrefcom_auxpipe�+;+? �phyphy_phy�+ =�usb2_phy0_pipe_clk�^okay$K4ZZvphy@88f10002qcom,sc8280xp-qmp-usb3-uni-phyn�  r+6+5+8+; auxrefcom_auxpipe�+<+@ �phyphy_phy�+ =�usb2_phy1_pipe_clk� ^disabledZxremoteproc@30000002qcom,sc8280xp-adsp-pasnLq�^^^^^0wdogfatalreadyhandoverstop-ackshutdown-ackr3 xo�<<�lcxlmx�_�`�astop ^disabledglink-edgeq* �*lpass�gpr 2qcom,gpr adsp_apps2> service@1 2qcom,q6apmnK\avs/audiomsm/adsp/audio_pddais2qcom,q6apm-dais ), bedais2qcom,q6apm-lpass-daisKservice@2 2qcom,q6prmn\avs/audiomsm/adsp/audio_pdclock-controller2qcom,q6prm-lpass-clocks=Zbrxmacro@32000002qcom,sc8280xp-lpass-rx-macron 4rb@bAbfbgc mclknplmacrodcodecfsgen�b@bA�$�$��mclk=K�default�d ^disabledZesoundwire@32100002qcom,soundwire-v1.6.0n!  �re iface�f�swr_audio_cgcrRXs��� � ����������� ����&>�����K  ^disabledtxmacro@32200002qcom,sc8280xp-lpass-tx-macron"�default�g4rb9b:bfbgc mclknplmacrodcodecfsgen�b9b:�$�$��mclk=K ^disabledZjcodec@32400002qcom,sc8280xp-lpass-wsa-macron$4rbBbCbfbgc mclknplmacrodcodecfsgen�bBbC�$�$�=�mclkK�default�h ^disabledZisoundwire@3250000n% 2qcom,soundwire-v1.6.0 �ri iface�f�swr_audio_cgcrWSAs��??�   ������������������������������ ������>��������&��������K  ^disabledclock-controller@32a90002qcom,sc8280xp-lpassaudioccn*�=Zfsoundwire@33300002qcom,soundwire-v1.6.0n3 � corewakeuprj iface�k�swr_audio_cgcrTXK s���� �������������������>����& ^disabledcodec@33700002qcom,sc8280xp-lpass-va-macron70rb9bfbgb: mclkmacrodcodecnpl �b9�$�=�fsgenK ^disabledZcpinctrl@33c0000 2qcom,sc8280xp-lpass-lpi-pinctrl n<U[kwlrbfbg  coreaudio ^disabledZltx-swr-default-stateZgclk-pins�gpio0 �swr_tx_clk���data-pins �gpio1gpio2 �swr_tx_data���rx-swr-default-stateZdclk-pins�gpio3 �swr_rx_clk���data-pins �gpio4gpio5 �swr_rx_data���dmic01-default-stateclk-pins�gpio6 �dmic1_clk��data-pins�gpio7 �dmic1_data��dmic01-sleep-stateclk-pins�gpio6 �dmic1_clk���data-pins�gpio7 �dmic1_data���dmic23-default-stateclk-pins�gpio8 �dmic2_clk��data-pins�gpio9 �dmic2_data��dmic23-sleep-stateclk-pins�gpio8 �dmic2_clk���data-pins�gpio9 �dmic2_data���wsa-swr-default-stateZhclk-pins�gpio10 �wsa_swr_clk���data-pins�gpio11 �wsa_swr_data���wsa2-swr-default-stateclk-pins�gpio15 �wsa2_swr_clk���data-pins�gpio16�wsa2_swr_data���clock-controller@33e00002qcom,sc8280xp-lpassccn> =Zkmmc@8804000&2qcom,sc8280xp-sdhciqcom,sdhci-msm-v5n�@��hc_irqpwr_irqr+�+�3 ifacecorexo�+.0  >?/&sdhc-ddrcpu-sdhc ),��<�m�C ^disabledopp-table2operating-points-v2Zmopp-100000000���#w@� ��opp-202000000� F�nRe�j  @phy@88eb0002qcom,sc8280xp-qmp-usb43dp-phyn��@ r+=+`+?+@ auxrefcom_auxusb3_pipe�+ �+9+F �phycommon=�^okay$K4ZZ5ports port@0nendpointport@1nendpoint oZ|port@2nendpointphy@890200022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn� �r3 ref�+- ^disabledZ}phy@89030002qcom,sc8280xp-qmp-usb43dp-phyn�0@ r+B+^+D+E auxrefcom_auxusb3_pipe�+ �+:+B �phycommon=� ^disabledZ6ports port@0nendpointport@1nendpoint pZ~port@2nendpointphy@8909a002qcom,sc8280xp-dp-phy@n������������rqq  auxcfg_ahb�< =� ^disabledZ�phy@890ca002qcom,sc8280xp-dp-phy@n������������rqq  auxcfg_ahb�< =� ^disabledZ�pmu@909100002qcom,sc8280xp-llcc-bwmonqcom,sc7280-llcc-bwmonn  Q  �ropp-table2operating-points-v2Zropp-0 ��opp-1>�opp-2�popp-3'��opp-4,�hopp-5;0Xopp-6N�(opp-7Z�opp-8ci8opp-9y��opp-10|%@opp-11�A�opp-12�pmu@90b6400*2qcom,sc8280xp-cpu-bwmonqcom,sdm845-bwmonn d E >>�sopp-table2operating-points-v2Zsopp-0"�opp-1E��opp-2l}popp-3���opp-4��opp-5�9`opp-6�ёsystem-cache-controller@92000002qcom,sc8280xp-llcc�n � (� 0� 8� @� H� P� X� `�lllcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base Fusb@a4f8800 2qcom,sc8280xp-dwc3-mpqcom,dwc3n O� QHr++ + +%+"++++�R cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys�+"+ �$� ���q��YX��\[tt~t�t�t�t�t�t�tt�pwr_event_1pwr_event_2pwr_event_3pwr_event_4hs_phy_1hs_phy_2hs_phy_3hs_phy_4dp_hs_phy_1dm_hs_phy_1dp_hs_phy_2dm_hs_phy_2dp_hs_phy_3dm_hs_phy_3dp_hs_phy_4dm_hs_phy_4ss_phy_1ss_phy_2�+ H�+40 @ >?;&usb-ddrapps-usb  ^disabledusb@a400000 2snps,dwc3n @� � ),�uvwxyz*�usb2-0usb3-0usb2-1usb3-1usb2-2usb2-3 -hostusb@a6f88002qcom,sc8280xp-dwc3qcom,dwc3n o� QHr+ +&++++(++++�R cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys�+(+&�$� ��Dq$%ttt�<pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq�+ H�+50 @ >?9&usb-ddrapps-usb ^okayusb@a600000 2snps,dwc3n `� # ),  �{5�usb2-phyusb3-phy -peripheralports port@0nendpointport@1nendpoint |Zousb@a8f88002qcom,sc8280xp-dwc3qcom,dwc3n �� QHr+!+,++1+.++++�R cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys�+.+,�$� ��Dq+t t t�<pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq�+ H�+60 @ >?:&usb-ddrapps-usb  ^disabledusb@a800000 2snps,dwc3n �� * ),` �}6�usb2-phyusb3-phyports port@0nendpointport@1nendpoint ~Zpcci@ac4a000#2qcom,sc8280xp-cciqcom,msm8996-ccin Ġ � r�"% camnoc_axislow_ahb_srccpas_ahbcci��� 5��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4b000#2qcom,sc8280xp-cciqcom,msm8996-ccin İ  r�"% camnoc_axislow_ahb_srccpas_ahbcci��� 5��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4c000#2qcom,sc8280xp-cciqcom,msm8996-ccin �� � r�"% camnoc_axislow_ahb_srccpas_ahbcci��� 5��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ cci@ac4d000#2qcom,sc8280xp-cciqcom,msm8996-ccin �� � r�"% camnoc_axislow_ahb_srccpas_ahbcci��� 5��defaultsleep  ^disabledi2c-bus@0nJB@ i2c-bus@1nJB@ camss@ac5a0002qcom,sc8280xp-camss@n Š �� �P �p ��@ �0 �`@ ˠ ��@ � �@@ ̀ ̰@ �� � @ �` ͐@ �� �@ �@�csiphy2csiphy3csiphy0csiphy1vfe0csid0vfe1csid1vfe2csid2vfe_lite0csid0_litevfe_lite1csid1_litevfe_lite2csid2_litevfe_lite3csid3_litevfe3csid3�gh�������������������csid1_litevfe_lite1csiphy3csid0vfe0csid1vfe1csid0_litevfe_lite0csiphy0csiphy1csiphy2csid2vfe2csid3_litecsid2_litevfe_lite3vfe_lite2csid3vfe3(��ife0ife1ife2ife3top@r",$-&.(/*5689<=?@CDFGJKMNQSTVXY[]^`bc++� camnoc_axicpas_ahbcsiphy0csiphy0_timercsiphy1csiphy1_timercsiphy2csiphy2_timercsiphy3csiphy3_timervfe0_axivfe0vfe0_cphy_rxvfe0_csidvfe1_axivfe1vfe1_cphy_rxvfe1_csidvfe2_axivfe2vfe2_cphy_rxvfe2_csidvfe3_axivfe3vfe3_cphy_rxvfe3_csidvfe_lite0vfe_lite0_cphy_rxvfe_lite0_csidvfe_lite1vfe_lite1_cphy_rxvfe_lite1_csidvfe_lite2vfe_lite2_cphy_rxvfe_lite2_csidvfe_lite3vfe_lite3_cphy_rxvfe_lite3_csidgcc_axi_hfgcc_axi_sf�), �, �, @�, `�, ��, ��, ��, ��,$�,$ �,$@�,$`�,$��,$��,$��,$��` >?� � � 0&cam_ahbcam_hf_mnoccam_sf_mnoccam_sf_icp_mnoc ^disabledports port@0n port@1n port@2n port@3n clock-controller@ad000002qcom,sc8280xp-camccn �r+334�<#=*Zdisplay-subsystem@ae000002qcom,sc8280xp-mdssn �mdssr+-��< ifaceahbcore S0 � � &mdp0-memmdp1-mem ),������ Q ^disabledZ�display-controller@ae010002qcom,sc8280xp-dpu n �� �  mdpvbif0r+.+/��?�<�K! busnrt_busifacelutcorevsync��<��K�$���ports port@0nendpoint �Z�port@4nendpoint �Z�port@5nendpoint �Z�port@6nendpoint �Z�opp-table2operating-points-v2Z�opp-200000000� ��#opp-300000000��$opp-375000000�Z �nopp-500000000��eHopp-600000000�#�F�displayport-controller@ae900002qcom,sc8280xp-dpPn � � � � �� (r�����; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel��� ?55�5�dpK���< ^disabledports port@0nendpoint �Z�port@1nendpointopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hdisplayport-controller@ae980002qcom,sc8280xp-dpPn � � � � �� (r����� ; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel���! ?66�6�dpK���< ^disabledports port@0nendpoint �Z�port@1nendpointopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hdisplayport-controller@ae9a0002qcom,sc8280xp-dpPn � � � � �(r��%�'�*�+; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�<��(�, ?����K ^disabledports port@0nendpoint �Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hdisplayport-controller@aea00002qcom,sc8280xp-dpPn � � � � �(r��/�1�4�5; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�<��2�6 ?����K ^disabledports port@0nendpoint �Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hphy@aec2a002qcom,sc8280xp-dp-phy@n �*� �"� �&� � �r�%�  auxcfg_ahb�< =� ^disabledZ�phy@aec5a002qcom,sc8280xp-dp-phy@n �Z� �R� �V� �P�r�/�  auxcfg_ahb�< =� ^disabledZ�clock-controller@af000002qcom,sc8280xp-dispcc0n �dr+-345566�����<=* ^disabledZ�interrupt-controller@b2200002qcom,sc8280xp-pdcqcom,pdc n "��`� V�((�672;8>v@�B�EVF6|a�~���!�������Y������C�������z����������������� �y�t���Y�\�����n���/�������������r���Ztthermal-sensor@c251000"2qcom,sc8280xp-tsensqcom,tsens-v2 n %� "@ f qtzt|uplowcritical tZ�thermal-sensor@c252000"2qcom,sc8280xp-tsensqcom,tsens-v2 n % � "P fqt{t}uplowcritical tthermal-sensor@c263000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &0� "  fqttuplowcritical tZ�restart@c264000 2qcom,psholdn &@ ^reservedthermal-sensor@c265000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &P� "0 fqttuplowcritical tZ�power-management@c300000%2qcom,sc8280xp-aoss-qmpqcom,aoss-qmpn 0q* �*=Z`sram@c3f00002qcom,rpmh-statsn ?�`spmi@c4400002qcom,spmi-pmic-arbPn D ``p @�`corechnlsobsrvrintrcnfg periph_irq qt � � ��pmic@02qcom,pm8150qcom,spmi-pmicn rtc@60002qcom,pm8941-rtcn`a rtcalarma  �� �offset^okaygpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�[w� k��Z�pmic@42qcom,pm8150qcom,spmi-pmicn nvram@b1102qcom,spmi-sdamn�  Q��^okayrtc-offset@a0n�Z�gpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�[w2 k��Z2pmic@82qcom,pm8150qcom,spmi-pmicn gpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�[w� k��Z�pmic@c2qcom,pm8150qcom,spmi-pmicn  gpio@c000 2qcom,pm8150-gpioqcom,spmi-gpion�[w� k��Z�pinctrl@f1000002qcom,sc8280xp-tlmmn0 �[k��w1� �tZ1cci0-default-stateZ�cci0-i2c0-default-pins�gpio113gpio114�cci_i2c� �cci0-i2c1-default-pins�gpio115gpio116�cci_i2c� �cci0-sleep-stateZ�cci0-i2c0-sleep-pins�gpio113gpio114�cci_i2c��cci0-i2c1-sleep-pins�gpio115gpio116�cci_i2c��cci1-default-stateZ�cci1-i2c0-default-pins�gpio10gpio11�cci_i2c� �cci1-i2c1-default-pins�gpio123gpio124�cci_i2c� �cci1-sleep-stateZ�cci1-i2c0-sleep-pins�gpio10gpio11�cci_i2c��cci1-i2c1-sleep-pins�gpio123gpio124�cci_i2c��cci2-default-stateZ�cci2-i2c0-default-pins�gpio117gpio118�cci_i2c� �cci2-i2c1-default-pins�gpio12gpio13�cci_i2c� �cci2-sleep-stateZ�cci2-i2c0-sleep-pins�gpio117gpio118�cci_i2c��cci2-i2c1-sleep-pins�gpio12gpio13�cci_i2c��cci3-default-stateZ�cci3-i2c0-default-pins�gpio145gpio146�cci_i2c� �cci3-i2c1-default-pins�gpio164gpio165�cci_i2c� �cci3-sleep-stateZ�cci3-i2c0-sleep-pins�gpio145gpio146�cci_i2c��cci3-i2c1-sleep-pins�gpio164gpio165�cci_i2c��ethernet0-default-stateZ0mdc-pins�gpio175�rgmii_0� �mdio-pins�gpio176�rgmii_0� �rgmii-tx-pins0�gpio183gpio184gpio185gpio186gpio187gpio188�rgmii_0� �rgmii-rx-pins0�gpio177gpio178gpio179gpio180gpio181gpio182�rgmii_0��ethernet1-default-stateZ�mdc-pins�gpio97�rgmii_1� �mdio-pins�gpio98�rgmii_1� �rgmii-tx-pins0�gpio105gpio106gpio107gpio108gpio109gpio110�rgmii_1� �rgmii-rx-pins/�gpio99gpio100gpio101gpio102gpio103gpio104�rgmii_1��i2c0-default-state�gpio135gpio136�qup0� �ZCi2c1-default-state�gpio158gpio159�qup1� �ZDi2c12-default-state �gpio0gpio1�qup12� �ZEi2c15-default-state�gpio36gpio37�qup15� �ZFi2c18-default-state�gpio66gpio67�qup18� �ZBpcie2a-default-stateZLperst-pins�gpio143�gpio��clkreq-pins�gpio142�pcie2a_clkreq� �wake-pins�gpio145�gpio� �pcie3a-default-stateZIperst-pins�gpio151�gpio��clkreq-pins�gpio150�pcie3a_clkreq� �wake-pins�gpio56�gpio� �iommu@15000000#2qcom,sc8280xp-smmu-500arm,mmu-500n��@Aghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY���������������������������������������������������������������~}|{zZ,interrupt-controller@17a00000 2arm,gic-v3�� n��   � � QZmsi-controller@17a400002arm,gic-v3-itsn�  ZGwatchdog@17c10000%2qcom,apss-wdt-sc8280xpqcom,kpss-wdtn�r4 timer@17c200002arm,armv7-timer-memn� Q frame@17c21000 n�� frame@17c23000   n�0 ^disabledframe@17c25000   n�P ^disabledframe@17c27000   n�` ^disabledframe@17c29000   n ^disabledframe@17c2b000   n° ^disabledframe@17c2d000  n�� ^disabledrsc@182000002qcom,rpmh-rsc0n !"drv-0drv-1drv-2$ *  : F apps_rsc�%bcm-voter2qcom,bcm-voterZ"clock-controller2qcom,sc8280xp-rpmh-clk= xor�Z3power-controller2qcom,sa8540p-rpmhpd*��Z<opp-table2operating-points-v2Z�opp1�opp2�0opp3�@Z#opp4��Z$opp5��Znopp6�ZHopp7�@opp8�Popp9��opp10��Z�regulators-02qcom,pm8150-rpmh-regulators Valdo3 cvreg_l3a rO� �n� �ZKldo5 cvreg_l5a r � � � �ZZldo7 cvreg_l7a rw@ �w@ �Z[ldo11 cvreg_l11a r m� � m� �ZJldo13 cvreg_l13a r.� �.� �Z\regulators-12qcom,pm8150-rpmh-regulators Vcldo1 cvreg_l1c r � � � �ldo2 cvreg_l2c r.� �.� �ldo4 cvreg_l4c rO� �n� �ldo6 cvreg_l6c rO� �O� � � �ZOldo7 cvreg_l7c rw@ �w@ �ldo17 cvreg_l17c r&5@ �&5@ � � �ZNregulators-22qcom,pm8150-rpmh-regulators Vgldo3 cvreg_l3g rO� �O� �ZRldo7 cvreg_l7g rw@ �w@ �Z]ldo8 cvreg_l8g r m� � m� �ZQinterconnect@18590000#2qcom,sc8280xp-epss-l3qcom,epss-l3nYr3+  xoalternate�Zcpufreq@18591000-2qcom,sc8280xp-cpufreq-epssqcom,cpufreq-epss nYY freq-domain0freq-domain1 dcvsh-irq-0dcvsh-irq-1r3+  xoalternate �=Zremoteproc@1b3000002qcom,sc8280xp-nsp0-pasn0@qB����#wdogfatalreadyhandoverstop-ackr3 xo�< �nsp����stop � ^okay �qcom/sa8540p/cdsp0.mbnglink-edgeq* �*nsp0�fastrpc 2qcom,fastrpcfastrpcglink-apps-dspcdsp compute-cb@12qcom,fastrpc-compute-cbn ),1� compute-cb@22qcom,fastrpc-compute-cbn ),1� compute-cb@32qcom,fastrpc-compute-cbn ),1� compute-cb@42qcom,fastrpc-compute-cbn ),1� compute-cb@52qcom,fastrpc-compute-cbn ),1� compute-cb@62qcom,fastrpc-compute-cbn ),1� compute-cb@72qcom,fastrpc-compute-cbn ),1� compute-cb@82qcom,fastrpc-compute-cbn ),1� compute-cb@92qcom,fastrpc-compute-cbn  ),1� compute-cb@102qcom,fastrpc-compute-cbn  ),1� compute-cb@112qcom,fastrpc-compute-cbn  ),1� compute-cb@122qcom,fastrpc-compute-cbn  ),1� compute-cb@132qcom,fastrpc-compute-cbn  ),1� compute-cb@142qcom,fastrpc-compute-cbn ),1� remoteproc@213000002qcom,sc8280xp-nsp1-pasn!0@qw����#wdogfatalreadyhandoverstop-ackr3 xo�< �nsp����stop � ^okay �qcom/sa8540p/cdsp1.mbnglink-edgeq* �*nsp1� display-subsystem@220000002qcom,sc8280xp-mdssn"mdssr+-qq< ifaceahbcore0 � � &mdp0-memmdp1-mem a ),�q�q�� Q ^disabledZ�display-controller@220010002qcom,sc8280xp-dpu n"�"  mdpvbif0r+.+/qq?q<qK! busnrt_busifacelutcorevsync��<�qK�$���ports port@0nendpoint �Z�port@4nendpoint �Z�port@5nendpoint �Z�port@6nendpoint �Z�opp-table2operating-points-v2Z�opp-200000000� ��#opp-300000000��$opp-375000000�Z �nopp-500000000��eHopp-600000000�#�F�displayport-controller@220900002qcom,sc8280xp-dpPn" " " " " (rqqqqq; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel� ���dp�<�qq ?����K ^disabledports port@0nendpoint �Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hdisplayport-controller@220980002qcom,sc8280xp-dpPn" �" �" �" �" �(rqqqqq ; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel� ���dp�<�qq! ?����K ^disabledports port@0nendpoint �Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hdisplayport-controller@2209a0002qcom,sc8280xp-dpPn" �" �" �" �" �(rqq%q'q*q+; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�<�q(q, ?����K ^disabledports port@0nendpoint �Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hdisplayport-controller@220a00002qcom,sc8280xp-dpPn" " " " " (rqq/q1q4q5; core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel����dp�<�q2q6 ?����K ^disabledports port@0nendpoint �Z�port@1nopp-table2operating-points-v2Z�opp-160000000� �h#opp-270000000�߀$opp-540000000� /�nopp-810000000�0G��Hphy@220c2a002qcom,sc8280xp-dp-phy@n" *�" "�" &�" �rq%q  auxcfg_ahb�< =� ^disabledZ�phy@220c5a002qcom,sc8280xp-dp-phy@n" Z�" R�" V�" P�rq/q  auxcfg_ahb�< =� ^disabledZ�clock-controller@221000002qcom,sc8280xp-dispcc1n"dr+-3���������<=* ^disabledZqethernet@230000002qcom,sc8280xp-ethqos n##`stmmacethrgmii r+9+>+:+< stmmacethpclkptp_refrgmii��macirqeth_lpi ),@�+ 09 BP^okaye�x��� �rgmii-txid�default��fixed-link�� rx-queues-configZ�queue0':R`queue1':nqueue2}:�queue3}:` tx-queues-config��Z�queue0'queue1'queue2}��������queue3}��������soundthermal-zonescpu0-thermal � -�tripscpu-crit =�� I� icriticalcpu1-thermal � -�tripscpu-crit =�� I� icriticalcpu2-thermal � -�tripscpu-crit =�� I� icriticalcpu3-thermal � -�tripscpu-crit =�� I� icriticalcpu4-thermal � -�tripscpu-crit =�� I� icriticalcpu5-thermal � -�tripscpu-crit =�� I� icriticalcpu6-thermal � -�tripscpu-crit =�� I� icriticalcpu7-thermal � -�tripscpu-crit =�� I� icriticalcluster0-thermal � -� tripscpu-crit =�� I� icriticalgpu-thermal � -�cooling-mapsmap0 T� Y���������tripstrip-point0 =L I�ipassiveZ�trip-point1 =�� I� icriticalmem-thermal � -�tripstrip-point0 =_� I�ihottimer2arm,armv8-timer0 �� � �aliases! h/soc@0/geniqup@9c0000/i2c@980000! m/soc@0/geniqup@9c0000/i2c@984000! r/soc@0/geniqup@ac0000/i2c@a90000! x/soc@0/geniqup@ac0000/i2c@a9c000! ~/soc@0/geniqup@8c0000/i2c@888000$ �/soc@0/geniqup@8c0000/serial@884000chosen �serial0:115200n8 interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandledevice_typeregclocksenable-methodcapacity-dmips-mhzdynamic-power-coefficientnext-level-cachepower-domainspower-domain-namesqcom,freq-domainoperating-points-v2interconnects#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-mode#interconnect-cellsqcom,bcm-votersopp-sharedopp-hzopp-peak-kBpsrequired-oppsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-rangesreg-namesclock-namesinterrupt-namesiommussnps,tsosnps,pblrx-fifo-depthtx-fifo-depthstatussnps,mtl-rx-configsnps,mtl-tx-configmax-speedphy-handlephy-modepinctrl-namespinctrl-0reset-gpiosreset-assert-usreset-deassert-usmarvell,reg-initsnps,rx-queues-to-usesnps,rx-sched-spsnps,dcb-algorithmsnps,map-to-dma-channelsnps,route-upsnps,prioritysnps,route-ptpsnps,avb-algorithmsnps,route-avcpsnps,tx-queues-to-usesnps,tx-sched-spsnps,send_slopesnps,idle_slopesnps,high_creditsnps,low_credit#reset-cells#mbox-cellsbitsinterconnect-namesbus-rangedma-coherentlinux,pci-domainnum-lanesmsi-mapinterrupt-map-maskinterrupt-mapassigned-clocksassigned-clock-ratesresetsreset-namesphysphy-namesclock-output-names#phy-cellsperst-gpioswake-gpiosqcom,4ln-config-selvdda-phy-supplyvdda-pll-supplylanes-per-directionfreq-table-hzvcc-supplyvccq-supply#hwlock-cellsqcom,gmuopp-level#iommu-cells#global-interruptsvdda18-supplyvdda33-supplymemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-nameslabelqcom,glink-channelsqcom,domainqcom,intents#sound-dai-cellsqcom,protection-domainqcom,din-portsqcom,dout-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-lane-controlqcom,ports-block-group-countgpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthslew-ratebias-disablebias-bus-holdoutput-highinput-enableoutput-lowbias-pull-downbus-widthopp-avg-kBpsremote-endpointwakeup-sourcedr_modepinctrl-1assigned-clock-parentsqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,eeqcom,channelnvmem-cellsnvmem-cell-nameswakeup-parentbias-pull-up#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-allowed-modesregulator-allow-set-load#freq-domain-cellsfirmware-namefull-duplexpolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicei2c0i2c1i2c12i2c15i2c18serial0stdout-path