� ���q8��( ���{google,elm-rev8google,elm-rev7google,elm-rev6google,elm-rev5google,elm-rev4google,elm-rev3google,elmmediatek,mt8173 + 7Google Elm=laptopaliasesJ/soc/ovl@1400c000O/soc/ovl@1400d000T/soc/rdma@1400e000Z/soc/rdma@1400f000`/soc/rdma@14010000f/soc/wdma@14011000l/soc/wdma@14012000r/soc/color@14013000y/soc/color@14014000�/soc/split@14018000�/soc/split@14019000�/soc/dpi@1401d000�/soc/dsi@1401b000�/soc/dsi@1401c000�/soc/rdma@14001000�/soc/rdma@14002000�/soc/rsz@14003000�/soc/rsz@14004000�/soc/rsz@14005000�/soc/wdma@14006000�/soc/wrot@14007000�/soc/wrot@14008000�/soc/serial@11002000�/soc/serial@11003000�/soc/serial@11004000/soc/serial@11005000 /soc/mmc@11230000/soc/mmc@11240000/soc/mmc@11260000opp-table-0operating-points-v2$ opp-507000000,84�3 xopp-702000000,)׫�3 ��opp-1001000000,;� @3��opp-1105000000,A��@3ehopp-1209000000,H�@3�opp-1300000000,M|m3 �opp-1508000000,Y�A3�opp-1703000000,e���3*�opp-table-1operating-points-v2$ opp-507000000,84�3 �`opp-702000000,)׫�3 :�opp-1001000000,;� @3%opp-1209000000,H�@3�@opp-1404000000,S�W3]�opp-1612000000,`+3�opp-1807000000,k���3��opp-2106000000,}��3*�cpus+cpu-mapcluster0core0Acore1Acluster1core0Acore1Acpu@0Ecpuarm,cortex-a53QUpscics�� �cpuintermediate� ��� $cpu@1Ecpuarm,cortex-a53QUpscics�� �cpuintermediate� ��� $cpu@100Ecpuarm,cortex-a72QUpscics���cpuintermediate� �� � $cpu@101Ecpuarm,cortex-a72QUpscics���cpuintermediate� �� � $idle-states�pscicpu-sleep-0arm,idle-state� �-@>$pmu_a53arm,cortex-a53-pmuU `pmu_a72arm,cortex-a72-pmuU  `psci#arm,psci-1.0arm,psci-0.2arm,psci\smcs����oscillator0 fixed-clock������clk26m$oscillator1 fixed-clock��}�clk32koscillator2 fixed-clock���cpum_ckthermal-zonescpu-thermal�������tripstrip-point0�`�Epassivetrip-point1���Epassive$cpu_crit0�8� Ecriticalcooling-mapsmap0 ����������������/ map1 ����������������/reserved-memory+<vpu_dma_mem_region@b7000000shared-dma-poolQ�PCM$timerarm,armv8-timer 0U   Tsoc+ simple-bus<clock-controller@10000000mediatek,mt8173-topckgenQ�$power-controller@10001000 mediatek,mt8173-infracfgsysconQ�k$power-controller@10003000mediatek,mt8173-pericfgsysconQ0�k$syscfg_pctl_a@10005000%mediatek,mt8173-pctl-a-syscfgsysconQP$pinctrl@1000b000mediatek,mt8173-pinctrlQ�x����$U���%�EC_INT_1V8SD_CD_LALC5514_IRQALC5650_IRQAP_FLASH_WP_LSFINSFCS0SFHOLDSFOUTSFCKWRAP_EVENT_S_EINT10PMU_INTI2S2_WS_ALC5650I2S2_BCK_ALC5650PWR_BTN_1V8DA9212_IRQIDDIGWATCHDOGCECHDMISCKHDMISDHTPLGMSDC3_DAT0MSDC3_DAT1MSDC3_DAT2MSDC3_DAT3MSDC3_CLKMSDC3_CMDUSB_C0_OC_FLAGBUSBA_OC1_LPS8640_1V2_ENABLETHERM_ALERT_NPANEL_LCD_POWER_ENANX7688_CHIP_PD_CEC_IN_RW_1V8ANX7688_1V_EN_CUSB_DP_HPD_CTPM_DAVINT_NMARVELL8897_IRQEN_USB_A0_PWRUSBA_A0_OC_LEN_PP3300_DX_EDPSOC_I2C2_1V8_SDA_400KSOC_I2C2_1V8_SCL_400KSOC_I2C0_1V8_SDA_400KSOC_I2C0_1V8_SCL_400KEMMC_ID1EMMC_ID0MEM_CONFIG3EMMC_ID2MEM_CONFIG1MEM_CONFIG2BRD_ID2MEM_CONFIG0BRD_ID0BRD_ID1EMMC_DAT0EMMC_DAT1EMMC_DAT2EMMC_DAT3EMMC_DAT4EMMC_DAT5EMMC_DAT6EMMC_DAT7EMMC_CLKEMMC_CMDEMMC_RCLKPLT_RST_LLID_OPEN_1V8_LAUDIO_SPI_MISO_RAC_OK_1V8SD_DATA0SD_DATA1SD_DATA2SD_DATA3SD_CLKSD_CMDPWRAP_SPI0_MIPWRAP_SPI0_MOPWRAP_SPI0_CKPWRAP_SPI0_CSNWIFI_PDNRTC32K_1V8DISP_PWM0TOUCHSCREEN_INT_LSRCLKENA0SRCLKENA1PS8640_MODE_CONFTOUCHSCREEN_RESET_RPLATFORM_PROCHOT_LPANEL_POWER_ENREC_MODE_LEC_FW_UPDATE_LACCEL2_INT_LHDMI_DP_INTACCELGYRO3_INT_LACCELGYRO4_INT_LSPI_EC_CLKSPI_EC_MISPI_EC_MOSPI_EC_CSNSOC_I2C3_1V8_SDA_400KSOC_I2C3_1V8_SCL_400KPS8640_SYSRSTN_1V8APIN_MAX98090_DOUT2TP_INT_1V8_L_RRST_USB_HUB_RBT_WAKE_LACCEL1_INT_LTABLET_MODE_LV_UP_IN_L_RV_DOWN_IN_L_RSOC_I2C1_1V8_SDA_1MSOC_I2C1_1V8_SCL_1MPS8640_PDN_1V8MAX98090_LRCLKMAX98090_BCLKMAX98090_MCLKAPOUT_MAX98090_DINAPIN_MAX98090_DOUTSOC_I2C4_1V8_SDA_400KSOC_I2C4_1V8_SCL_400K$xxx$Ppins1���i2c0$pins1�-.i2c1$*pins1�}~da9211_pins�i2c2$+pins1�+,i2c3$0pins1�jki2c4pins1���i2c6$3pins1�deaud_i2s2$cpins1�����  ��bl_fixed_pins$[pins1� bt_wake_pinspins1�wdisp_pwm0_pins$Npins1�Wgpio_keys_pins$\volume_pins�{|tablet_mode_pins�yhdmi_mux_pinspins1�$mmc0default$5pins_cmd_dat$�9:;<=>?@Bpins_clk�A�pins_rst�Dmmc1default$9pins_cmd_dat�IJKLN�'fpins_clk�M�'pins_insert�mmc3default$=pins_dat��'fpins_cmd��'fpins_clk��'mmc0$6pins_cmd_dat$�9:;<=>?@B�'epins_clk�A'�epins_ds�C' �epins_rst�Dmmc1$:pins_cmd_dat�IJKLN�'fpins_clk�M'�fmmc3$>pins_dat��'fpins_cmd��'fpins_clk�'�fnor$/pins1 ��'pins2�'pins_clk� �'panel_backlight_en_pins$Zpins1�_panel_fixed_pins$]pins1�)ps8640_pins$"pins1 �\sps8640_fixed_pins$^pins1�rt5650_irq$!pins1��sdio_fixed_3v3_pins$_pins1�Uspi1$,pins1�pins_spi�fghitrackpad_irq$1pins1�u�usb$Epins1�e6wifi_wake_pinspins1�&syscon@10006000)mediatek,mt8173-scpsyssysconsimple-mfdQ`power-controller!mediatek,mt8173-power-controller+B$4power-domain@0Q�U�mmBpower-domain@1Q�UX�mmvencBpower-domain@2Q�U�mmBpower-domain@3Q�U�mmBVpower-domain@4Q�Ui �mmvencltBpower-domain@5QBpower-domain@6QBpower-domain@7Q��mfg+Bhpower-domain@8Q+Bpower-domain@9Q BVwatchdog@10007000(mediatek,mt8173-wdtmediatek,mt6589-wdtQp vdisabledtimer@10008000,mediatek,mt8173-timermediatek,mt6577-timerQ� U�� xpwrap@1000d000mediatek,mt8173-pwrapQ�}pwrap U���pwrap�   �spiwrappmicmediatek,mt6397+ U ��mt6397clockmediatek,mt6397-clk�pinctrlmediatek,mt6397-pinctrl��mt6397regulatormediatek,mt6397-regulatorbuck_vpca15 �buck_vpca15�vpca15� �`��p�0�$ buck_vpca7 �buck_vpca7�vpca7� �`��p�0�/sbuck_vsramca15�buck_vsramca15 �vsramca15� �`��p�0�buck_vsramca7�buck_vsramca7 �vsramca7� �`��p�0�$ buck_vcore �buck_vcore�vcore� �`��p�0�buck_vgpu �buck_vgpu�vgpu� �`��p�0�/sbuck_vdrm �buck_vdrm�vdrm�O��\��0�buck_vio18 �buck_vio18�vio18�� �6`�0�$8ldo_vtcxo �ldo_vtcxo�vtcxoldo_va28 �ldo_va28�va28ldo_vcama �ldo_vcama�vcama�w@�w@/�$ ldo_vio28 �ldo_vio28�vio28ldo_vusb �ldo_vusb�vusb$Dldo_vmc�ldo_vmc�vmc�w@�2Z�/�$<ldo_vmch �ldo_vmch�vmch�-���2Z�/�$;ldo_vemc3v3 �ldo_vemc3v3 �vemc_3v3�-���2Z�/�$7ldo_vgp1 �ldo_vgp1�vcamd�w@�w@/�$ldo_vgp2 �ldo_vgp2�vcamio�2Z��2Z�/�$$ldo_vgp3 �ldo_vgp3�vcamaf�w@�w@/�$@ldo_vgp4 �ldo_vgp4�vgp4�O��2Z�/�ldo_vgp5 �ldo_vgp5�vgp5�O��-��/�ldo_vgp6 �ldo_vgp6�vgp6�2Z��2Z�/�$2ldo_vibr �ldo_vibr�vibr�� �2Z�/�mt6397rtcmediatek,mt6397-rtcsyscfg_pctl_pmic@c000(mediatek,mt6397-pctl-pmic-syscfgsysconQ�cec@10013000mediatek,mt8173-cecQ0� U�� vokayvpu@10020000mediatek,mt8173-vpu Q }tcmcfg_reg U��g�mainK$Iintpol-controller@10200620.mediatek,mt8173-sysirqmediatek,mt6577-sysirq�� Q  $iommu@10205000mediatek,mt8173-m4uQ P U���bclkVYh$Hefuse@10206000mediatek,mt8173-efuseQ `+calib@528Q( $.clock-controller@10209000mediatek,mt8173-apmixedsysQ ��$hdmi-phy@10209100mediatek,mt8173-hdmi-phyQ �$��pll_ref�hdmitx_dig_ctsu ���vokay$Qmailbox@10212000mediatek,mt8173-gceQ!  U���gce�$Fdsi-phy@10215000mediatek,mt8173-mipi-txQ!P� �mipi_tx0_pll��vokay$Jdsi-phy@10216000mediatek,mt8173-mipi-txQ!`� �mipi_tx1_pll�� vdisabled$Linterrupt-controller@10221000 arm,gic-400� �@Q"" "@ "`  U $auxadc@11001000mediatek,mt8173-auxadcQ��main�$-serial@11002000*mediatek,mt8173-uartmediatek,mt6577-uartQ  US�$ �baudbusvokayserial@11003000*mediatek,mt8173-uartmediatek,mt6577-uartQ0 UT�% �baudbus vdisabledserial@11004000*mediatek,mt8173-uartmediatek,mt6577-uartQ@ UU�& �baudbus vdisabledserial@11005000*mediatek,mt8173-uartmediatek,mt6577-uartQP UV�' �baudbus vdisabledi2c@11007000mediatek,mt8173-i2c Qpp� UL��  �maindma�default�+vokayaudio-codec@1arealtek,rt5650Q��  U�default�!� "$`edp-bridge@8parade,ps8640Q 2 Bs�default�"N#[$ports+port@0Qendpointh%$Kport@1Qendpointh&$)aux-buspanel edp-panelx'�(portendpointh)$&i2c@11008000mediatek,mt8173-i2c Q�p�� UM��  �maindma�default�*+vokay��`da9211@68 dlg,da9211Qh UregulatorsBUCKA�VBUCKA� �`��0����C#��'$ BUCKB�VBUCKB� �`��0����-���'$i2c@11009000mediatek,mt8173-i2c Q�p� UN��  �maindma�default�++vokaytpm@20infineon,slb9645ttQ �spi@1100a000mediatek,mt8173-spi+Q� Un�4\�parent-clksel-clkspi-clkvokay�default�,�ec@0google,cros-ec-spiQ�� U��i2c-tunnel0google,cros-ec-i2c-tunnel+sbs-battery@bsbs,sbs-batteryQ *>keyboard-controllergoogle,cros-ec-keybSc vD�;<=>?@A B CD}0Y1 d"#(  \V |})  � + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ithermal@1100b000�mediatek,mt8173-thermalQ� UF� �thermauxadc��-��.�calibration-data�  $spi@1100d000mediatek,mt8173-norQ��\�!r �spisfaxi+vokay�default�/flash@0jedec,spi-norQ����i2c@11010000mediatek,mt8173-i2c Qp�� UO��  �maindma�default�0+vokay��touchscreen@10elan,ekth3500Q UXi2c@11011000mediatek,mt8173-i2c Qp� UP��  �maindma�default�1+vokay��trackpad@15elan,ekth3000 UuQ52@i2c@11012000mediatek,mt8173-hdmi-ddc UQQ ��ddc-i2c$di2c@11013000mediatek,mt8173-i2c Q0p�� UR��#  �maindma�default�3+ vdisabledaudio-controller@11220000mediatek,mt8173-afe-pcmQ" U�N4P�dey�����b�infra_sys_audio_clktop_pdn_audiotop_pdn_aud_intbusbck0bck1i2s0_mi2s1_mi2s2_mi2s3_mi2s3_bmn$bmmc@11230000mediatek,mt8173-mmcQ# UG�_ �sourcehclkvokay�defaultstate_uhs�5\6f� ��p����@��� 7 )8`& 6mmc@11240000mediatek,mt8173-mmcQ$ UH�R �sourcehclkvokay�defaultstate_uhs�9\:f� �� D U b p ; )<mmc@11250000mediatek,mt8173-mmcQ% UI�R �sourcehclk vdisabledmmc@11260000mediatek,mt8173-mmcQ& UJ�u �sourcehclkvokay�defaultstate_uhs�=\>f� �� D U b y@ � ? )@ 6 �+btmrvl@2marvell,sd8897-btQ Uw �  �dmwifiex@1marvell,sd8897Q U& �usb@11271000#mediatek,mt8173-mtu3mediatek,mtu3 Q'0( }macippc U@ �ABCN4 �^�sys_ckref_ck �+<vokay �host@ �Dusb@11270000'mediatek,mt8173-xhcimediatek,mtk-xhciQ'}mac UsN4 �^�sys_ckref_ckvokay�default�E �Dt-phy@11290000mediatek,mt8173-u3phyQ)+<vokayusb-phy@11290800Q)��ref�vokay$Ausb-phy@11290900Q) ��ref�vokay$Busb-phy@11291000Q)��ref�vokay$Csyscon@14000000mediatek,mt8173-mmsyssysconQN4U ׄ�k FF &F$Grdma@14001000-mediatek,mt8173-mdp-rdmamediatek,mt8173-mdpQ�GGN4 >H EIrdma@14002000mediatek,mt8173-mdp-rdmaQ �GGN4 >H�rsz@14003000mediatek,mt8173-mdp-rszQ0�GN4rsz@14004000mediatek,mt8173-mdp-rszQ@�GN4rsz@14005000mediatek,mt8173-mdp-rszQP�GN4wdma@14006000mediatek,mt8173-mdp-wdmaQ`�G N4 >Hwrot@14007000mediatek,mt8173-mdp-wrotQp�G N4 >Hwrot@14008000mediatek,mt8173-mdp-wrotQ��G N4 >H�ovl@1400c000mediatek,mt8173-disp-ovlQ� U�N4�G >H &F�ovl@1400d000mediatek,mt8173-disp-ovlQ� U�N4�G >H� &F�rdma@1400e000mediatek,mt8173-disp-rdmaQ� U�N4�G >H &F�rdma@1400f000mediatek,mt8173-disp-rdmaQ� U�N4�G >H� &F�rdma@14010000mediatek,mt8173-disp-rdmaQ U�N4�G >H� &Fwdma@14011000mediatek,mt8173-disp-wdmaQ U�N4�G >H &Fwdma@14012000mediatek,mt8173-disp-wdmaQ  U�N4�G >H� &F color@14013000mediatek,mt8173-disp-colorQ0 U�N4�G &F0color@14014000mediatek,mt8173-disp-colorQ@ U�N4�G &F@aal@14015000mediatek,mt8173-disp-aalQP U�N4�G &FPgamma@14016000mediatek,mt8173-disp-gammaQ` U�N4�G &F`merge@14017000mediatek,mt8173-disp-mergeQpN4�Gsplit@14018000mediatek,mt8173-disp-splitQ�N4�Gsplit@14019000mediatek,mt8173-disp-splitQ�N4�Gufoe@1401a000mediatek,mt8173-disp-ufoeQ� U�N4�G &F�dsi@1401b000mediatek,mt8173-dsiQ� U�N4�G$G%J�enginedigitalhs�G �J RdphyvokayportsportendpointhK$%dsi@1401c000mediatek,mt8173-dsiQ� U�N4�G&G'L�enginedigitalhs �L Rdphy vdisableddpi@1401d000mediatek,mt8173-dpiQ� U�N4�G(G)�pixelenginepllvokayportendpointhM$Rpwm@1401e0002mediatek,mt8173-disp-pwmmediatek,mt6595-disp-pwmQ� \�G!G �mainmmvokay�default�N$Xpwm@1401f0002mediatek,mt8173-disp-pwmmediatek,mt6595-disp-pwmQ� \�G#G"�mainmm vdisabledmutex@14020000mediatek,mt8173-disp-mutexQ U�N4�G &F g56larb@14021000mediatek,mt8173-smi-larbQ {ON4�GG�apbsmi$smi@14022000mediatek,mt8173-smi-commonQ N4�GG�apbsmi$Ood@14023000mediatek,mt8173-disp-odQ0�G &F0hdmi@14025000mediatek,mt8173-hdmiQP U� �G,G-G.G/�pixelpllbclkspdif�default�P �Q Rhdmi �G sQvokay$aports+port@0QendpointhR$Mport@1QendpointhS$elarb@14027000mediatek,mt8173-smi-larbQp {ON4�G2G2�apbsmi$clock-controller@15000000mediatek,mt8173-imgsyssysconQ�$Tlarb@15001000mediatek,mt8173-smi-larbQ {ON4�TT�apbsmi$clock-controller@16000000mediatek,mt8173-vdecsyssysconQ�$Uvcodec@16000000mediatek,mt8173-vcodec-dec�Q 0@Phpx� U�@ >H H!H%H&H'H"H#H$ EIN4@� >lWMiNZ�vcodecpllunivpll_d2clk_cci400_selvdec_selvdecpllvencpllvenc_lt_selvdec_bus_clk_src(ilW N>M XU��/�larb@16010000mediatek,mt8173-smi-larbQ {ON4�UU�apbsmi$clock-controller@18000000mediatek,mt8173-vencsyssysconQ�$Vlarb@18001000mediatek,mt8173-smi-larbQ {ON4�VV�apbsmi$vcodec@18002000mediatek,mt8173-vcodec-encQ  U�X >H`HaHbHcHdHiHjHkHlHmHn EI�X �venc_selXMN4jpegdec@18004000mediatek,mt8173-jpgdecQ@ U��VV�jpgdec-smijpgdecN4 >HgHhclock-controller@19000000!mediatek,mt8173-vencltsyssysconQ�$Wlarb@19001000mediatek,mt8173-smi-larbQ {ON4�WW�apbsmi$vcodec@19002000mediatek,mt8173-vcodec-enc-vp8Q  U�H >H�H�H�H�H�H�H�H�H� EI�i �venc_lt_seliNN4memory@40000000EmemoryQ@�backlightpwm-backlight �XB@xY �_�default�Zvokay$(fixedregulator2regulator-fixed �bl_fixed�w@�w@ �� � � �default�[$Ychosen �serial0:115200n8gpio-keys gpio-keys�default�\switch-lid �Lid <E � �@switch-power �Power < �t @switch-tablet-mode �Tablet_mode <y � �@switch-volume-down �Volume_down <{ �rswitch-volume-up �Volume_up <| �sregulator1regulator-fixed �PANEL_3V3�2Z��2Z� �  *�  �)�default�]$'regulator2regulator-fixed �PS8640_1V2�O��O�/� �  ��default�^$#fixedregulator0regulator-fixed�3V3�2Z��2Z� �U�default�_$?soundmediatek,mt8173-rt5650 :`a Ob�default�c acodec-capture o`connectorhdmi-connector �hdmiEa ydportendpointhe$Swatchdog arm,smc-wdt compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl1rdma0rdma1rdma2wdma0wdma1color0color1split0split1dpi0dsi0dsi1mdp-rdma0mdp-rdma1mdp-rsz0mdp-rsz1mdp-rsz2mdp-wdma0mdp-wrot0mdp-wrot1serial0serial1serial2serial3mmc0mmc1mmc2opp-sharedphandleopp-hzopp-microvoltcpudevice_typeregenable-methodcpu-idle-states#cooling-cellsdynamic-power-coefficientclocksclock-namesoperating-points-v2capacity-dmips-mhzproc-supplysram-supplyentry-methodlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paraminterruptsinterrupt-affinitycpu_suspendcpu_offcpu_on#clock-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionrangesalignmentno-maparm,no-tick-in-suspend#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-line-namespinmuxinput-enablebias-pull-downbias-disablebias-pull-upoutput-lowdrive-strengthoutput-high#power-domain-cellsmediatek,infracfgdomain-supplystatusreg-namesresetsreset-namesregulator-compatibleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-allowed-modesregulator-enable-ramp-delaymemory-regionmediatek,larbs#iommu-cellsmediatek,ibiasmediatek,ibias_up#phy-cells#mbox-cells#io-channel-cellsclock-divpinctrl-namespinctrl-0avdd-supplycpvdd-supply#sound-dai-cellsrealtek,dmic1-data-pinrealtek,jd-modepowerdown-gpiosreset-gpiosvdd12-supplyvdd33-supplyremote-endpointpower-supplybacklightregulator-min-microampregulator-max-microamppowered-while-suspendedmediatek,pad-selectspi-max-frequencygoogle,cros-ec-spi-msg-delaygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymap#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesbank0-supplybank1-supplyassigned-clocksassigned-clock-parentsvcc-supplywakeup-sourcepower-domainspinctrl-1bus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-reseths400-ds-delaymediatek,hs200-cmd-int-delaymediatek,hs400-cmd-int-delaymediatek,hs400-cmd-resp-sel-risingvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104cd-gpioskeep-power-in-suspendcap-sdio-irqcap-power-off-cardmarvell,wakeup-pinmarvell,wakeup-gap-msphysmediatek,syscon-wakeupdr_modevusb33-supplyassigned-clock-ratesmboxesmediatek,gce-client-regiommusmediatek,vpuphy-names#pwm-cellsmediatek,gce-eventsmediatek,smimediatek,syscon-hdmipwmsenable-gpiosstartup-delay-usenable-active-highgpiostdout-pathlabellinux,codelinux,input-typedebounce-intervalregulator-boot-onoff-on-delay-usmediatek,audio-codecmediatek,platformmediatek,mclksound-daiddc-i2c-bus