Ð þí308/ô(</¼ V2P-CA157= arm,vexpress,v2p-ca15,tc1arm,vexpress,v2p-ca15arm,vexpress+<Kregulator-3v3 regulator-fixedW3V3f2Z ~2Z –ªclock-24000000 fixed-clock²¿n6 Ïv2m:clk24mhzª clock-1000000 fixed-clock²¿B@Ïv2m:refclk1mhzªclock-32768 fixed-clock²¿€Ïv2m:refclk32khzªleds gpio-ledsled-1âv2m:green:user1 è îheartbeatled-2âv2m:green:user2 èîdisk-activityled-3âv2m:green:user3 èîcpu0led-4âv2m:green:user4 èîcpu1led-5âv2m:green:user5 èîcpu2led-6âv2m:green:user6 èîcpu3led-7âv2m:green:user7 èîcpu4led-8âv2m:green:user8 èîcpu5bus@8000000 simple-bus<K?(            !!""##$$%%&&''(())**6motherboard-bus@8000000 arm,vexpress,v2m-p1simple-bus<K`6 flash@0 arm,vexpress-flashcfi-flash=Apartitions arm,arm-firmware-suitepsram@100000000 arm,vexpress-psrammtd-ram =Aethernet@202000000 smsc,lan9118smsc,lan9115 =LWmii`m‚•£usb@203000000 nxp,usb-isp1761 =L ³peripheraliofpga-bus@300000000 simple-bus<K6 sysreg@10000 arm,vexpress-sysreg=<K 6ªgpio@8 arm,vexpress-sysreg,sys_led=»Ëªgpio@48 arm,vexpress-sysreg,sys_mci=H»Ëªgpio@4c arm,vexpress-sysreg,sys_flash=L»Ësysctl@20000 arm,sp810arm,primecell= ×Þrefclktimclkapb_pclk²0Ïtimerclken0timerclken1timerclken2timerclken3 êúªi2c@30000 arm,versatile-i2c=<Kpcie-switch@60 idt,89hpes32h8=`aaci@40000 arm,pl041arm,primecell=L × Þapb_pclkmmc@50000 arm,pl180arm,primecell=L   #·1× Þmclkapb_pclkkmi@60000 arm,pl050arm,primecell=L × ÞKMIREFCLKapb_pclkkmi@70000 arm,pl050arm,primecell=L × ÞKMIREFCLKapb_pclkserial@90000 arm,pl011arm,primecell= L× Þuartclkapb_pclkserial@a0000 arm,pl011arm,primecell= L× Þuartclkapb_pclkserial@b0000 arm,pl011arm,primecell= L× Þuartclkapb_pclkserial@c0000 arm,pl011arm,primecell= L× Þuartclkapb_pclkwatchdog@f0000 arm,sp805arm,primecell=L×Þwdog_clkapb_pclktimer@110000 arm,sp804arm,primecell=L×Þtimclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecell=L×Þtimclken1timclken2apb_pclki2c@160000 arm,versatile-i2c=<Kdvi-transmitter@39 sil,sii9022-tpisil,sii9022=9ports<Kport@0=endpoint= ªdvi-transmitter@60 sil,sii9022-cpisil,sii9022=`rtc@170000 arm,pl031arm,primecell=L× Þapb_pclkcompact-flash@1a0000 arm,vexpress-cfata-generic=Mclcd@1f0000 arm,pl111arm,primecell= WcombinedL× Þclcdclkapb_pclkg7ù€| portendpoint= Šª mcc arm,vexpress,config-bus¤oscclk0 arm,vexpress-osc¿Ø}x@“‡² Ïv2m:oscclk0oscclk1 arm,vexpress-osc¿ØjepßÒ@² Ïv2m:oscclk1ª oscclk2 arm,vexpress-osc¿Øn6n6² Ïv2m:oscclk2ª volt-vio arm,vexpress-volt¿WVIO–âVIOtemp-mcc arm,vexpress-temp¿âMCCreset arm,vexpress-reset¿muxfpga arm,vexpress-muxfpga¿shutdown arm,vexpress-shutdown¿reboot arm,vexpress-reboot¿ dvimode arm,vexpress-dvimode¿ chosenaliasesGã/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@90000Gë/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@a0000Gó/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@b0000Gû/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@c0000E/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/i2c@160000D/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/i2c@30000cpus<Kcpu@0 cpu arm,cortex-a15=cpu@1 cpu arm,cortex-a15=memory@80000000 memory=€@reserved-memory<K6vram@18000000 shared-dma-pool=€ª hdlcd@2b000000 arm,hdlcd=+ LU×Þpxlclkmemory-controller@2b0a0000 arm,pl341arm,primecell=+ × Þapb_pclkwdt@2b060000 arm,sp805arm,primecell  disabled=+ Lb×Þwdog_clkapb_pclkinterrupt-controller@2c001000% arm,cortex-a15-gicarm,cortex-a9-gic<'@=,, ,@ ,`  L ªmemory-controller@7ffd0000 arm,pl354arm,primecell=ýLVW× Þapb_pclkdma@7ffb0000 arm,pl330arm,primecell=û<L\XYZ[× Þapb_pclktimer arm,armv7-timer0L   pmu arm,cortex-a15-pmuLDEdcc arm,vexpress,config-bus¤clock-controller-0 arm,vexpress-osc¿Øúð€“‡²Ïoscclk0clock-controller-4 arm,vexpress-osc¿Ø1-bZ²Ïoscclk4clock-controller-5 arm,vexpress-osc¿Øjep Õ³@²Ïoscclk5ªclock-controller-6 arm,vexpress-osc¿Ø1-úð€²Ïoscclk6ªclock-controller-7 arm,vexpress-osc¿Ø1-“‡²Ïoscclk7ªclock-controller-8 arm,vexpress-osc¿ØbZbZ²Ïoscclk8regulator-cores arm,vexpress-volt¿WCoresf 5~–âCoresamp-cores arm,vexpress-amp¿âCorestemp-dcc arm,vexpress-temp¿âDCCpower-cores arm,vexpress-power¿ âCoresenergy arm,vexpress-energy¿ âCoreshsb@40000000 simple-bus<K6@?ï`($%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onphandle#clock-cellsclock-frequencyclock-output-nameslabelgpioslinux,default-trigger#interrupt-cellsinterrupt-map-maskinterrupt-maprangesregbank-widthinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplydr_modegpio-controller#gpio-cellsclocksclock-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyremote-endpointreg-shiftinterrupt-namesmax-memory-bandwidthmemory-regionarm,pl11x,tft-r0g0b0-padsarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeserial0serial1serial2serial3i2c0i2c1device_typeno-mapstatusinterrupt-controller