:8( 61google,hayato-rev1google,hayatomediatek,mt8192 +7Google Hayato rev1 =convertiblealiasesJ/soc/ovl@14005000O/soc/ovl@14006000W/soc/ovl@14014000_/soc/rdma@14007000e/soc/rdma@14015000k/soc/i2c@11f00000p/soc/i2c@11d20000u/soc/i2c@11d21000z/soc/i2c@11cb0000/soc/i2c@11d00000/soc/mmc@11f60000/soc/mmc@11f70000/soc/serial@11002000fixed-factor-clock-13mfixed-factor-clockclk13m&oscillator0 fixed-clockclk26moscillator1 fixed-clockclk32kcpus+cpu@0cpuarm,cortex-a55psciec3@%@7DQ@cp cpu@100cpuarm,cortex-a55psciec3@%@7DQ@cp cpu@200cpuarm,cortex-a55psciec3@%@7DQ@cp cpu@300cpuarm,cortex-a55psciec3@%@7DQ@cp cpu@400cpuarm,cortex-a76psciځf%@7DQ@cp cpu@500cpuarm,cortex-a76psciځf%@7DQ@cp cpu@600cpuarm,cortex-a76psciځf%@7DQ@cp cpu@700cpuarm,cortex-a76psciځf%@7DQ@cp cpu-mapcluster0core0 core1 core2 core3 core4core5core6core7l2-cache0cache'@9pl2-cache1cache'@9p l3-cachecache '@9idle-statespscicpu-retention-larm,idle-state 7+ cpu-retention-barm,idle-state #+cpu-off-larm,idle-state <+\cpu-off-barm,idle-state (+ pmu-a55arm,cortex-a55-pmu <pmu-a76arm,cortex-a76-pmu <psci arm,psci-1.0smctimerarm,armv8-timer @<   ]@opp-table-0operating-points-v2G`opp-358000000RVY @*opp-399000000RAY popp-440000000R9Y opp-482000000RY Ҧopp-523000000R,XY zopp-564000000R!Y 4Nopp-605000000R$@Y e"opp-647000000R&oY opp-688000000R) Y opp-724000000R+']Y opp-748000000R,Y @opp-772000000R.Y qopp-795000000R/bY opp-819000000R0Y Xopp-843000000R2?(Y ,opp-866000000R3Y 5soc+ simple-busgkperformance-controller@11bc10mediatek,cpufreq-hw  0 rinterrupt-controller@c000000 arm,gic-v3    < ppi-partitionsinterrupt-partition-0 interrupt-partition-1syscon@10000000 mediatek,mt8192-topckgensysconsyscon@10001000 mediatek,mt8192-infracfgsysconsyscon@10003000mediatek,mt8192-pericfgsyscon06pinctrl@10005000mediatek,mt8192-pinctrlP]iocfg0iocfg_rmiocfg_bmiocfg_bliocfg_briocfg_lmiocfg_lbiocfg_rtiocfg_ltiocfg_tleint %< 1I2S_DP_LRCKIS_DP_BCLKI2S_DP_MCLKI2S_DP_DATAOUTSAR0_INT_ODLEC_AP_INT_ODLEDPBRDG_INT_ODLDPBRDG_INT_ODLDPBRDG_PWRENDPBRDG_RST_ODLI2S_HP_MCLKI2S_HP_BCKI2S_HP_LRCKI2S_HP_DATAINAP_FLASH_WP_LTRACKPAD_INT_ODLEC_AP_HPD_ODSD_CD_ODLHP_INT_ODL_ALCEN_PP1000_DPBRDGAP_GPIO20TOUCH_INT_L_1V8UART_BT_WAKE_ODLAP_GPIO23AP_SPI_FLASH_CS_LAP_SPI_FLASH_CLKEN_PP3300_DPBRDG_DXAP_SPI_FLASH_MOSIAP_SPI_FLASH_MISOI2S_HP_DATAOUTAP_GPIO30I2S_SPKR_MCLKI2S_SPKR_BCLKI2S_SPKR_LRCKI2S_SPKR_DATAINI2S_SPKR_DATAOUTAP_SPI_H1_TPM_CLKAP_SPI_H1_TPM_CS_LAP_SPI_H1_TPM_MISOAP_SPI_H1_TPM_MOSIBL_PWMEDPBRDG_PWRENEDPBRDG_RST_ODLEN_PP3300_HUBHUB_RST_LSD_CLKSD_CMDSD_DATA3SD_DATA0SD_DATA2SD_DATA1PCIE_WAKE_ODLPCIE_RST_LPCIE_CLKREQ_ODLSPMI_SCLSPMI_SDAAP_GOODUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXUART_AP_TX_BT_RXUART_BT_TX_AP_RXMIPI_DPI_D0_RMIPI_DPI_D1_RMIPI_DPI_D2_RMIPI_DPI_D3_RMIPI_DPI_D4_RMIPI_DPI_D5_RMIPI_DPI_D6_RMIPI_DPI_D7_RMIPI_DPI_D8_RMIPI_DPI_D9_RMIPI_DPI_D10_RMIPI_DPI_DE_RMIPI_DPI_D11_RMIPI_DPI_VSYNC_RMIPI_DPI_CLK_RMIPI_DPI_HSYNC_RPCM_BT_DATAINPCM_BT_SYNCPCM_BT_DATAOUTPCM_BT_CLKAP_I2C_AUDIO_SCLAP_I2C_AUDIO_SDASCP_I2C_SCLSCP_I2C_SDAAP_I2C_WLAN_SCLAP_I2C_WLAN_SDAAP_I2C_DPBRDG_SCLAP_I2C_DPBRDG_SDAEN_PP1800_DPBRDG_DXEN_PP3300_EDP_DXEN_PP1800_EDPBRDG_DXEN_PP1000_EDPBRDGSCP_JTAG0_TDOSCP_JTAG0_TDISCP_JTAG0_TMSSCP_JTAG0_TCKSCP_JTAG0_TRSTNEN_PP3000_VMC_PMUEN_PP3300_DISPLAY_DXTOUCH_RST_L_1V8TOUCH_REPORT_DISABLEAP_I2C_TRACKPAD_SCL_1V8AP_I2C_TRACKPAD_SDA_1V8EN_PP3300_WLANBT_KILL_LWIFI_KILL_LSET_VMC_VOLT_AT_1V8EN_SPKAP_WARM_RST_REQEN_PP3000_SD_S3AP_EDP_BKLTENAP_SPI_EC_CLKAP_SPI_EC_CS_LAP_SPI_EC_MISOAP_SPI_EC_MOSIAP_I2C_EDPBRDG_SCLAP_I2C_EDPBRDG_SDAMT6315_PROC_INTMT6315_GPU_INTUART_SERVO_TX_SCP_RXUART_SCP_TX_SERVO_RXBT_RTS_AP_CTSAP_RTS_BT_CTSUART_AP_WAKE_BT_ODLWLAN_ALERT_ODLEC_IN_RW_ODLH1_AP_INT_ODLMSDC0_CMDMSDC0_DAT0MSDC0_DAT2MSDC0_DAT4MSDC0_DAT6MSDC0_DAT1MSDC0_DAT5MSDC0_DAT7MSDC0_DSLMSDC0_CLKMSDC0_DAT3MSDC0_RST_LSCP_VREQ_VAOAUD_DAT_MOSI2AUD_NLE_MOSI1AUD_NLE_MOSI0AUD_DAT_MISO2AP_I2C_SAR_SDAAP_I2C_SAR_SCLAP_I2C_PWR_SCLAP_I2C_PWR_SDAAP_I2C_TS_SCL_1V8AP_I2C_TS_SDA_1V8SRCLKENA0SRCLKENA1AP_EC_WATCHDOG_LPWRAP_SPI0_MIPWRAP_SPI0_CSNPWRAP_SPI0_MOPWRAP_SPI0_CKAP_RTC_CLK32KAUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_DAT_MISO0AUD_DAT_MISO1anx7625-default-pinsBpins-outA)*Hpins-inAS`aud-clk-mosi-off-pinspins-mosi-offAaud-clk-mosi-on-pinspins-mosi-onAm aud-dat-miso-ch34-off-pinspins-miso-offAaud-dat-miso-ch34-on-pinspins-miso-onAaud-dat-miso-off-pinspins-miso-offAaud-dat-miso-on-pinspins-miso-onAm aud-dat-miso2-off-pinspins-miso-offAaud-dat-miso2-on-pinspins-miso-onAaud-dat-mosi-ch34-off-pinspins-mosi-offAaud-dat-mosi-ch34-on-pinspins-mosi-onAaud-dat-mosi-off-pinspins-mosi-offAaud-dat-mosi-on-pinspins-mosi-onAm aud-gpio-i2s3-off-pinspins-i2s3-off A !#aud-gpio-i2s3-on-pinspins-i2s3-on A !#aud-gpio-i2s8-off-pinspins-i2s8-offA aud-gpio-i2s8-on-pinspins-i2s8-onA    aud-gpio-i2s9-off-pinspins-i2s9-offAaud-gpio-i2s9-on-pinspins-i2s9-onAaud-gpio-tdm-off-pinspins-tdm-offAaud-gpio-tdm-on-pinspins-tdm-onAaud-nle-mosi-off-pinspins-nle-mosi-offAaud-nle-mosi-on-pinspins-nle-mosi-onAcr50-irq-default-pins0pins-gsc-ap-int-odlAScros-ec-irq-default-pins.pins-ec-ap-int-odlAS`i2c0-default-pinsUpins-busA`|i2c1-default-pinsMpins-busAvw`|i2c2-default-pinsPpins-busA`i2c3-default-pinsApins-busA|i2c7-default-pinsKpins-busA|}|mmc0-default-pinsXpins-cmd-dat$ASm`epins-clkAmfpins-rstAmemmc0-uhs-pinsYpins-cmd-dat$ASm `epins-clkAm fpins-rstAmepins-dsAm fmmc1-default-pins\pins-cmd-datA68754Sm`epins-clkA3mfpins-insertAS`mmc1-uhs-pins]pins-cmd-datA68754Sm`epins-clkA3Smfnor-flash-default-pins?pins-cs-io1AS`m pins-io0A`m pins-clkAS`m pcie-default-pins=pins-pcie-wakeA?`pins-pcie-peresetA@pins-pcie-clkreqAA`pins-wifi-killApp1000-dpbrdg-en-pinspins-enAHpp1000-mipibrdg-en-pinspins-enAHpp1800-dpbrdg-en-pinspins-enA~Hpp1800-mipibrd-en-pinspins-enAHpp3300-dpbrdg-en-pinspins-enAHpp3300-mipibrdg-en-pinspins-enAHpp3300-wlan-pinspins-pcie-en-pp3300-wlanApwm0-default-pins,pins-pwmA(pins-inhibitArt1015p-default-pinspinsAHscp-pins2pins-vreq-vaoAspi1-default-pins-pins-cs-mosi-clk Apins-misoAspi5-default-pins/pins-busA&%'$trackpad-default-pinsQpins-int-nAS`gtouchscreen-default-pinsVpins-irqAS`pins-resetApins-report-swAHvow-clk-miso-off-pinspins-miso-offAvow-clk-miso-on-pinspins-miso-onAvow-dat-miso-off-pinspins-miso-offAvow-dat-miso-on-pinspins-miso-onAbt-pins)pins-bt-killAHpins-bt-wakeA`pins-ap-wake-btAHuart1-pins'pins-rxA^S`pins-txA_pins-ctsASpins-rtsAuart1-sleep-pins(pins-rxA^S`pins-txA_pins-ctsASpins-rtsAsyscon@10006000)mediatek,mt8192-scpsyssysconsimple-mfd`power-controller!mediatek,mt8192-power-controller+:power-domain@0:/audioaudio1audio2power-domain@1connpower-domain@2 mfgalt+power-domain@3+power-domain@4power-domain@5power-domain@6power-domain@7power-domain@8power-domain@9 ( !dispdisp-0disp-1disp-2disp-3+power-domain@10 (ipeipe-0ipe-1ipe-2ipe-3power-domain@11 ispisp-0isp-1power-domain@12 isp2isp2-0isp2-1power-domain@13  mdpmdp-0power-domain@143 vencvenc-0power-domain@15 4   vdecvdec-0vdec-1vdec-2+power-domain@16!!!vdec2-0vdec2-1vdec2-2power-domain@17( """"camcam-0cam-1cam-2cam-3+power-domain@18# cam_rawa-0power-domain@19$ cam_rawb-0power-domain@20% cam_rawc-0watchdog@10007000mediatek,mt8192-wdtp9syscon@1000c000"mediatek,mt8192-apmixedsyssyscon5timer@10017000,mediatek,mt8192-timermediatek,mt6765-timerp<&pwrap@10026000mediatek,mt6873-pwrap`pwrap< spiwrap pmicmediatek,mt6359 #mt6359codec7J^regulatorsbuck_vs1rvs1 5!buck_vgpu11rvgpu117 buck_vmodemrvmodem*buck_vpurvpu7 buck_vcorervcore  buck_vs2rvs2 5jbuck_vparvpa 7,buck_vproc2rvproc27L buck_vproc1rvproc17L buck_vcore_sshub rvcore_sshub7buck_vgpu11_sshub rvgpu11_sshubldo_vaud18rvaud18w@w@ldo_vsim1rvsim1/M`ldo_vibrrvibrO2Zldo_vrf12rvrf12 ldo_vusbrvusb--ldo_vsram_proc2 rvsram_proc2 Lldo_vio18rvio18Nldo_vcamiorvcamioldo_vcn18rvcn18w@w@ldo_vfe28rvfe28**xldo_vcn13rvcn13  ldo_vcn33_1_bt rvcn33_1_bt*5gldo_vcn33_1_wifi rvcn33_1_wifi*5gldo_vaux18rvaux18w@w@ldo_vsram_others rvsram_others q 5%'ldo_vefuservefuseldo_vxo22rvxo22w@!ldo_vrfckrvrfck`ldo_vrfck_1rvrfckjldo_vbif28rvbif28**ldo_vio28rvio28*2Zldo_vemcrvemc,@ 2Zldo_vemc_1rvemc&%2ZZldo_vcn33_2_bt rvcn33_2_bt*5gldo_vcn33_2_wifi rvcn33_2_wifi*5gldo_va12rva12O ldo_va09rva09 5Oldo_vrf18rvrf18Pldo_vsram_md rvsram_md *ldo_vufsrvufs[ldo_vm18rvm18ldo_vbbckrvbbckOldo_vsram_proc1 rvsram_proc1 Lldo_vsim2rvsim2/M`ldo_vsram_others_sshubrvsram_others_sshub mt6359rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt6873-spmi p pmifspmimst8(pmif_sys_ckpmif_tmr_ckspmimst_clk_mux +pmic@6mediatek,mt6315-regulatorregulatorsvbuck1Bvbuck1rVbcpu7 vbuck3Bvbuck3rVlcpu7 pmic@7mediatek,mt6315-regulatorregulatorsvbuck1Bvbuck1rVgpu 5 %'mailbox@10228000mediatek,mt8192-gce"@<Wgceaclock-controller@10720000mediatek,mt8192-scp_adsprcfailserial@11002000*mediatek,mt8192-uartmediatek,mt6577-uart <m  baudbuscokayserial@11003000*mediatek,mt8192-uartmediatek,mt6577-uart0  baudbuscokayjdefaultsleepx'( #n^bluetoothrealtek,rtl8822cs-btjdefaultx)   clock-controller@11007000mediatek,mt8192-imp_iic_wrap_cpspi@1100a000(mediatek,mt8192-spimediatek,mt6765-spi+<Mparent-clksel-clkspi-clk cdisabledthermal-sensor@1100b000mediatek,mt8192-lvts-ap < *lvts-calib-data-1svs@1100bc00mediatek,mt8192-svs< main+*(svs-calibration-datat-calibration-datasvs_rstpwm@1100e000mediatek,mt8183-disp-pwm<!8mainmmcokayjdefaultx,spi@11010000(mediatek,mt8192-spimediatek,mt6765-spi+<M<parent-clksel-clkspi-clkcokay jdefaultx-ec@0google,cros-ec-spi # -jdefaultx.2+pwmgoogle,cros-ec-pwm cdisabledi2c-tunnelgoogle,cros-ec-i2c-tunnel@+sbs-battery@bsbs,sbs-battery Rfregulator@0google,cros-ec-regulatorw@2Z_regulator@1google,cros-ec-regulator2Z2Z^typecgoogle,cros-ec-typec+connector@0usb-c-connector{leftdualhostsourceconnector@1usb-c-connector{rightdualhostsourcekeyboard-controllergoogle,cros-ec-keyb Dtx q rs}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i(  spi@11012000(mediatek,mt8192-spimediatek,mt6765-spi+ <M>parent-clksel-clkspi-clk cdisabledspi@11013000(mediatek,mt8192-spimediatek,mt6765-spi+0<M?parent-clksel-clkspi-clk cdisabledspi@11018000(mediatek,mt8192-spimediatek,mt6765-spi+<MLparent-clksel-clkspi-clk cdisabledspi@11019000(mediatek,mt8192-spimediatek,mt6765-spi+<MMparent-clksel-clkspi-clkcokay % jdefaultx/tpm@0 google,cr50 # B@jdefaultx0spi@1101d000(mediatek,mt8192-spimediatek,mt6765-spi+<Mmparent-clksel-clkspi-clk cdisabledspi@1101e000(mediatek,mt8192-spimediatek,mt6765-spi+<Mnparent-clksel-clkspi-clk cdisabledscp@10500000mediatek,mt8192-scp0Prpsramcfgl1tcm<maincokay mediatek/mt8192/scp.img1jdefaultx2ucros-ec-rpmsggoogle,cros-ec-rpmsg)cros-ec-rpmsgusb@11200000'mediatek,mt8192-xhcimediatek,mtk-xhci   > macippc#a=hostM34"# ]] 75R$sys_ckref_ckmcu_ckdma_ckxhci_ck2 R6 fcokayi7w8syscon@11210000mediatek,mt8192-audsyssyscon! ;mt8192-afe-pcmmediatek,mt8192-audio<9 audiosys5:;;;;;;;;;;; ; ;;;;;;;;/:H/e0i+g,k;<=>?@ABCD7uaud_afe_clkaud_dac_clkaud_dac_predis_clkaud_adc_clkaud_adda6_adc_clkaud_apll22m_clkaud_apll24m_clkaud_apll1_tuner_clkaud_apll2_tuner_clkaud_tdm_clkaud_tml_clkaud_nleaud_dac_hires_clkaud_adc_hires_clkaud_adc_hires_tmlaud_adda6_adc_hires_clkaud_3rd_dac_clkaud_3rd_dac_predis_clkaud_3rd_dac_tmlaud_3rd_dac_hires_clkaud_infra_clkaud_infra_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d4_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d4top_mux_aud_eng2top_apll2_d4top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s3_m_seltop_i2s4_m_seltop_i2s5_m_seltop_i2s6_m_seltop_i2s7_m_seltop_i2s8_m_seltop_i2s9_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div3top_apll12_div4top_apll12_divbtop_apll12_div5top_apll12_div6top_apll12_div7top_apll12_div8top_apll12_div9top_mux_audio_htop_clk26m_clkpcie@11230000mediatek,mt8192-pciepci#  pcie-mac+0+'*j^\/pl_250mtl_26mtl_96mtl_32kperi_26mtop_133m) Q<8k`<<<<jdefaultx=interrupt-controller<pcie@0,0pci+kwifi@0,0(>spi@11234000mediatek,mt8192-nor#@<:w] spisfaxi: b+cokayjdefaultx?flash@0 winbond,w25q64jwmjedec,spi-nor uthermal-sensor@11278000mediatek,mt8192-lvts-mcu'< *lvts-calib-data-1vefuse@11c10000%mediatek,mt8192-efusemediatek,efuse+socinfo-data1@44Dsocinfo-data2@50Pdata1@1c0X*calib@580h+i2c@11cb0000mediatek,mt8192-i2c !s<s@x maindma+cokayjdefaultxAanx7625@58analogix,anx7625XjdefaultxB ) *C'D4Eports+port@0endpointAFeport@1endpointAGIaux-buspanel edp-panelQE^HportendpointAIGclock-controller@11cb1000mediatek,mt8192-imp_iic_wrap_e@i2c@11d00000mediatek,mt8192-i2c !v<wJx maindma+cokayjdefaultxKi2c@11d01000mediatek,mt8192-i2c !w<xJx maindma+ cdisabledi2c@11d02000mediatek,mt8192-i2c  !y<yJx maindma+ cdisabledclock-controller@11d03000mediatek,mt8192-imp_iic_wrap_s0Ji2c@11d20000mediatek,mt8192-i2c !q<qLx maindma+cokayjdefaultxMaudio-codec@1a #hwNNN7realtek,rt5682iOi2c@11d21000mediatek,mt8192-i2c !q<rLx maindma+cokay18jdefaultxPtrackpad@15elan,ekth3000 #jdefaultxQR2i2c@11d22000mediatek,mt8192-i2c  !s<tLx maindma+ cdisabledclock-controller@11d23000 mediatek,mt8192-imp_iic_wrap_ws0Li2c@11e00000mediatek,mt8192-i2c !u<uSx maindma+ cdisabledclock-controller@11e01000mediatek,mt8192-imp_iic_wrap_wSt-phy@11e40000.mediatek,mt8192-tphymediatek,generic-tphy-v2+kusb-phy@0ref3usb-phy@700 ref4dsi-phy@11e50000mediatek,mt8183-mipi-tx5  mipi_tx0_pllcokaydi2c@11f00000mediatek,mt8192-i2c !p<pTx maindma+cokayjdefaultxUtouchscreen@10 #jdefaultxV hid-over-i2c    ,Ri2c@11f01000mediatek,mt8192-i2c !u<vTx maindma+ cdisabledclock-controller@11f02000mediatek,mt8192-imp_iic_wrap_n Tclock-controller@11f10000mediatek,mt8192-msdc_topWmmc@11f60000(mediatek,mt8192-mmcmediatek,mt8183-mmc <c8W WWWWW3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cgcokayjdefaultstate_uhsxXY$  7Z C[ P b q    (   mmc@11f70000(mediatek,mt8192-mmcmediatek,mt8183-mmc <g8W WWWWW3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cgcokayjdefaultstate_uhsx\]$   7^ C_     gpu@13000000)mediatek,mt8192-maliarm,mali-valhall-jm@0<mlk =jobmmugpu5(::::: core0core1core2core3core4 2`cokay Fclock-controller@13fbf000mediatek,mt8192-mfgcfgsyscon@14000000mediatek,mt8192-mmsyssyscon Raa Yamutex@14001000mediatek,mt8192-disp-mutex< Ya q: smi@14002000mediatek,mt8192-smi-common   apbsmigals0gals1: blarb@14003000mediatek,mt8192-smi-larb0  bapbsmi: flarb@14004000mediatek,mt8192-smi-larb@  bapbsmi: govl@14005000mediatek,mt8192-disp-ovlP< cc:  YaPovl@14006000mediatek,mt8192-disp-ovl-2l`<:  c"c  Ya`rdma@140070004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmap< c :  Yapcolor@140090006mediatek,mt8192-disp-colormediatek,mt8173-disp-color<:  Yaccorr@1400a000mediatek,mt8192-disp-ccorr<:   Yaaal@1400b0002mediatek,mt8192-disp-aalmediatek,mt8183-disp-aal<:  Yagamma@1400c0006mediatek,mt8192-disp-gammamediatek,mt8183-disp-gamma<:   Yapostmask@1400d000mediatek,mt8192-disp-postmask<:   Yadither@1400e0008mediatek,mt8192-disp-dithermediatek,mt8183-disp-dither<:   Yadsi@14010000mediatek,mt8183-dsi<  denginedigitalhsMd dphy: cokayportendpointAeFovl@14014000mediatek,mt8192-disp-ovl-2l@< :  c#c! Ya@rdma@140150004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaP< :  c%  YaPdpi@14016000mediatek,mt8192-dpi`<!5pixelenginepll cdisabledm4u@1401d000mediatek,mt8192-m4u< fghijklmnopqrst<bclk:  cclock-controller@15020000mediatek,mt8192-imgsyslarb@1502e000mediatek,mt8192-smi-larb  bapbsmi: lclock-controller@15820000mediatek,mt8192-imgsys2larb@1582e000mediatek,mt8192-smi-larb  bapbsmi: mvideo-codec@16000000mediatek,mt8192-vcodec-dec u c+k`video-codec@10000mediatek,mtk-vcodec-lat<@ cccccccc(4   Fselsoc-vdecsoc-latvdectop4 F:video-codec@25000mediatek,mtk-vcodec-coreP<X ccccccccccc(4!!!Fselsoc-vdecsoc-latvdectop4 F:larb@1600d000mediatek,mt8192-smi-larb  b apbsmi:jclock-controller@1600f000mediatek,mt8192-vdecsys_soc larb@1602e000mediatek,mt8192-smi-larb  b!!apbsmi:iclock-controller@1602f000mediatek,mt8192-vdecsys!clock-controller@17000000mediatek,mt8192-vencsyslarb@17010000mediatek,mt8192-smi-larb  bapbsmi:kvcodec@17020000mediatek,mt8192-vcodec-enc X ccccccccccc<5 u: venc_sel3 Wclock-controller@1a000000mediatek,mt8192-camsys"larb@1a001000mediatek,mt8192-smi-larb  b""apbsmi:nlarb@1a002000mediatek,mt8192-smi-larb   b""apbsmi:olarb@1a00f000mediatek,mt8192-smi-larb  b##apbsmi:plarb@1a010000mediatek,mt8192-smi-larb  b$$apbsmi:qlarb@1a011000mediatek,mt8192-smi-larb  b%%apbsmi:rclock-controller@1a04f000mediatek,mt8192-camsys_rawa#clock-controller@1a06f000mediatek,mt8192-camsys_rawb$clock-controller@1a08f000mediatek,mt8192-camsys_rawc%clock-controller@1b000000mediatek,mt8192-ipesyslarb@1b00f000mediatek,mt8192-smi-larb  bapbsmi: tlarb@1b10f000mediatek,mt8192-smi-larb  bapbsmi: sclock-controller@1f000000mediatek,mt8192-mdpsyslarb@1f002000mediatek,mt8192-smi-larb   bapbsmi: hthermal-zonescpu0-thermal   vtripstrip-alert )L 5Epassivewtrip-crit ) 5 Ecriticalcooling-mapsmap0 @w0 E cpu1-thermal   vtripstrip-alert )L 5Epassivextrip-crit ) 5 Ecriticalcooling-mapsmap0 @x0 E cpu2-thermal   vtripstrip-alert )L 5Epassiveytrip-crit ) 5 Ecriticalcooling-mapsmap0 @y0 E cpu3-thermal   vtripstrip-alert )L 5Epassiveztrip-crit ) 5 Ecriticalcooling-mapsmap0 @z0 E cpu4-thermal   vtripstrip-alert )L 5Epassive{trip-crit ) 5 Ecriticalcooling-mapsmap0 @{0 Ecpu5-thermal   vtripstrip-alert )L 5Epassive|trip-crit ) 5 Ecriticalcooling-mapsmap0 @|0 Ecpu6-thermal   vtripstrip-alert )L 5Epassive}trip-crit ) 5 Ecriticalcooling-mapsmap0 @}0 Ecpu7-thermal   vtripstrip-alert )L 5Epassive~trip-crit ) 5 Ecriticalcooling-mapsmap0 @~0 Evpu0-thermal   tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalvpu1-thermal    tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalgpu-thermal    tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalgpu1-thermal    tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalinfra-thermal    tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalcam-thermal    tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalmd0-thermal   tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalmd1-thermal   tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalmd2-thermal   tripstrip-alert )L 5Epassivetrip-crit ) 5 Ecriticalchosen Tserial0:115200n8memory@40000000memory@backlight-lcd0pwm-backlight ` Q  e w @Hdmic-codec dmic-codec  2regulator-1v0-dpbrdgregulator-fixedrpp1000_dpbrdgjdefaultxB@B@    regulator-1v0-mipibrdgregulator-fixedrpp1000_mipibrdgjdefaultxB@B@    Cregulator-1v8-dpbrdgregulator-fixedrpp1800_dpbrdgjdefaultx   ~ Nregulator-1v8-gregulator-fixed rpp1800_ldo_g w@w@ 7regulator-1v8-mipibrdgregulator-fixedrpp1800_mipibrdgjdefaultx    NDregulator-3v3-dpbrdgregulator-fixedrpp3300_dpbrdgjdefaultx    7regulator-3v3-gregulator-fixed rpp3300_g 2Z2Z 7regulator-3v3-zregulator-fixed rpp3300_ldo_z 2Z2Z Oregulator-3v3-mipibrdgregulator-fixedrpp3300_mipibrdgjdefaultx    7  Eregulator-3v3-uregulator-fixed rpp3300_u 2Z2Z 7Rregulator-3v3-wlanregulator-fixed rpp3300_wlan 2Z2Zjdefaultx  regulator-5v0-aregulator-fixed rpp5000_a LK@LK@ 8regulator-var-sysregulator-fixed rppvar_sys reserved-memory+kscp@50000000shared-dma-poolP 1wifi@c0000000restricted-dma-pool>audio-codecrealtek,rt1015pjdefaultx wsound jaud_clk_mosi_offaud_clk_mosi_onaud_dat_mosi_offaud_dat_mosi_onaud_dat_miso_offaud_dat_miso_onvow_dat_miso_offvow_dat_miso_onvow_clk_miso_offvow_clk_miso_onaud_nle_mosi_offaud_nle_mosi_onaud_dat_miso2_offaud_dat_miso2_onaud_gpio_i2s3_offaud_gpio_i2s3_onaud_gpio_i2s8_offaud_gpio_i2s8_onaud_gpio_i2s9_offaud_gpio_i2s9_onaud_dat_mosi_ch34_offaud_dat_mosi_ch34_onaud_dat_miso_ch34_offaud_dat_miso_ch34_onaud_gpio_tdm_offaud_gpio_tdm_onx , 6 @ J T ^ h r |               !&mediatek,mt8192_mt6359_rt1015p_rt5682speaker-codecs ,headset-codec , compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl-2l0ovl-2l2rdma0rdma4i2c0i2c1i2c2i2c3i2c7mmc0mmc1serial0#clock-cellsclocksclock-divclock-multclock-output-namesphandleclock-frequencydevice_typeregenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheperformance-domainscapacity-dmips-mhz#cooling-cellscpucache-levelcache-unifiedentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usinterruptsopp-sharedopp-hzopp-microvoltdma-ranges#performance-domain-cells#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxoutput-lowinput-enablebias-pull-updrive-strengthdrive-strength-microampbias-disablebias-pull-downoutput-high#power-domain-cellsclock-namesmediatek,infracfgdomain-supplyassigned-clocksassigned-clock-parentsinterrupts-extendedmediatek,dmic-modemediatek,mic-type-0mediatek,mic-type-2regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modesregulator-coupled-withregulator-coupled-max-spreadregulator-compatible#mbox-cellsstatuspinctrl-namespinctrl-0pinctrl-1enable-gpiosdevice-wake-gpioshost-wake-gpiosresetsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreset-names#pwm-cellsmediatek,pad-selectspi-max-frequencywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countlabelpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapcs-gpiosfirmware-namememory-regionmediatek,rpmsg-nameinterrupt-namesphysmediatek,syscon-wakeupvusb33-supplyvbus-supplymediatek,apmixedsysmediatek,topckgenpower-domainsbus-rangeinterrupt-map-maskinterrupt-mapnum-lanesspi-rx-bus-widthspi-tx-bus-widthreset-gpiosvdd10-supplyvdd18-supplyvdd33-supplyremote-endpointpower-supplybacklightrealtek,jd-src#sound-dai-cellsAVDD-supplyDBVDD-supplyLDO1-IN-supplyMICVDD-supplyrealtek,btndet-delayVBAT-supplyclock-stretch-nsvcc-supply#phy-cellspost-power-on-delay-mshid-descr-addrvdd-supplyvmmc-supplyvqmmc-supplycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqecap-mmc-hw-resetmmc-hs400-enhanced-strobehs400-ds-delayno-sdiono-sdnon-removablecd-gpioscap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104no-mmcpower-domain-namesoperating-points-v2mali-supplymboxesmediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusmediatek,rdma-fifo-sizephy-namesmediatek,larbs#iommu-cellsmediatek,scppolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicestdout-pathpwmsbrightness-levelsnum-interpolated-stepsdefault-brightness-levelnum-channelswakeup-delay-msenable-active-highregulator-boot-ongpiovin-supplyoff-on-delay-usno-mapsdb-gpiosmediatek,platformpinctrl-2pinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9pinctrl-10pinctrl-11pinctrl-12pinctrl-13pinctrl-14pinctrl-15pinctrl-16pinctrl-17pinctrl-18pinctrl-19pinctrl-20pinctrl-21pinctrl-22pinctrl-23pinctrl-24pinctrl-25sound-dai