� ���E8��( a�ti,omap3-ldpti,omap3 +!7TI OMAP3430 LDP (Zoom1 Labrador)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/displaycpus+cpu@0arm,cortex-a8mcpuy}�cpu���(��H��Аg8� O�dp`� '��p�pmu@54000000arm,cortex-a8-pmuyT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busyh� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-busy + � pinmux@30 ti,omap3-padconfpinctrl-singley08+��� *�G�pinmux_twl4030_pinsO�AG�pinmux_gpio_key_pinsHO���������Gpinmux_musb_pins`Orz|~�����vxtG�pinmux_mmc1_pins0OG�scm_conf@270sysconsimple-busyp0+ �p0Gpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapy�cpbias_mmc_omap2430jpbias_mmc_omap2430yw@�-��G�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock}�yhGmcbsp5_fck�ti,composite-clock}G�mcbsp1_mux_fck@4�ti,composite-mux-clock}�yG mcbsp1_fck�ti,composite-clock} G�mcbsp2_mux_fck@4�ti,composite-mux-clock} �yG mcbsp2_fck�ti,composite-clock} G�mcbsp3_mux_fck@68�ti,composite-mux-clock} yhGmcbsp3_fck�ti,composite-clock}G�mcbsp4_mux_fck@68�ti,composite-mux-clock} �yhGmcbsp4_fck�ti,composite-clock}G�clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singley \+��� *�pinmux_twl4030_vpins OG�aes@480c5000 ti,omap3-aes�aesyH PP��AB�txrxprm@48306000 ti,omap3-prmyH0`@� clocks+virt_16_8m_ck� fixed-clock�YGosc_sys_ck@d40� ti,mux-clock}y @Gsys_ck@1270�ti,divider-clock}��yp�Gsys_clkout1@d70�ti,gate-clock}y p�dpll3_x2_ck�fixed-factor-clock}dpll3_m2x2_ck�fixed-factor-clock}Gdpll4_x2_ck�fixed-factor-clock}corex2_fck�fixed-factor-clock}Gwkup_l4_ick�fixed-factor-clock}GNcorex2_d3_fck�fixed-factor-clock}G�corex2_d5_fck�fixed-factor-clock}G�clockdomainscm@48004000 ti,omap3-cmyH@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��G@virt_12m_ck� fixed-clock��Gvirt_13m_ck� fixed-clock��]@Gvirt_19200000_ck� fixed-clock�$�Gvirt_26000000_ck� fixed-clock����Gvirt_38_4m_ck� fixed-clock�I�Gdpll4_ck@d00�ti,omap3-dpll-per-clock}y D 0Gdpll4_m2_ck@d48�ti,divider-clock}�?y H�G dpll4_m2x2_mul_ck�fixed-factor-clock} G!dpll4_m2x2_ck@d00�ti,gate-clock}!�y G"omap_96m_alwon_fck�fixed-factor-clock}"G)dpll3_ck@d00�ti,omap3-dpll-core-clock}y @ 0Gdpll3_m3_ck@1140�ti,divider-clock}��y@�G#dpll3_m3x2_mul_ck�fixed-factor-clock}#G$dpll3_m3x2_ck@d00�ti,gate-clock}$� y G%emu_core_alwon_ck�fixed-factor-clock}%Gbsys_altclk� fixed-clock�G.mcbsp_clks� fixed-clock�Gdpll3_m2_ck@d40�ti,divider-clock}��y @�Gcore_ck�fixed-factor-clock}G&dpll1_fck@940�ti,divider-clock}&��y @�G'dpll1_ck@904�ti,omap3-dpll-clock}'y  $ @ 4Gdpll1_x2_ck�fixed-factor-clock}G(dpll1_x2m2_ck@944�ti,divider-clock}(�y D�G<cm_96m_fck�fixed-factor-clock})G*omap_96m_fck@d40� ti,mux-clock}*�y @GEdpll4_m3_ck@e40�ti,divider-clock}�� y@�G+dpll4_m3x2_mul_ck�fixed-factor-clock}+G,dpll4_m3x2_ck@d00�ti,gate-clock},�y G-omap_54m_fck@d40� ti,mux-clock}-.�y @G8cm_96m_d2_fck�fixed-factor-clock}*G/omap_48m_fck@d40� ti,mux-clock}/.�y @G0omap_12m_fck�fixed-factor-clock}0GGdpll4_m4_ck@e40�ti,divider-clock}� y@�G1dpll4_m4x2_mul_ck�ti,fixed-factor-clock}1/=JG2dpll4_m4x2_ck@d00�ti,gate-clock}2�y JG�dpll4_m5_ck@f40�ti,divider-clock}�?y@�G3dpll4_m5x2_mul_ck�ti,fixed-factor-clock}3/=JG4dpll4_m5x2_ck@d00�ti,gate-clock}4�y JGjdpll4_m6_ck@1140�ti,divider-clock}��?y@�G5dpll4_m6x2_mul_ck�fixed-factor-clock}5G6dpll4_m6x2_ck@d00�ti,gate-clock}6�y G7emu_per_alwon_ck�fixed-factor-clock}7Gcclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock}&�y pG9clkout2_src_mux_ck@d70�ti,composite-mux-clock}&*8y pG:clkout2_src_ck�ti,composite-clock}9:G;sys_clkout2@d70�ti,divider-clock};��@y p]mpu_ck�fixed-factor-clock}<G=arm_fck@924�ti,divider-clock}=y $�emu_mpu_alwon_ck�fixed-factor-clock}=Gdl3_ick@a40�ti,divider-clock}&�y @�G>l4_ick@a40�ti,divider-clock}>��y @�G?rm_ick@c40�ti,divider-clock}?��y @�gpt10_gate_fck@a00�ti,composite-gate-clock}� y GAgpt10_mux_fck@a40�ti,composite-mux-clock}@�y @GBgpt10_fck�ti,composite-clock}ABgpt11_gate_fck@a00�ti,composite-gate-clock}� y GCgpt11_mux_fck@a40�ti,composite-mux-clock}@�y @GDgpt11_fck�ti,composite-clock}CDcore_96m_fck�fixed-factor-clock}EGmmchs2_fck@a00�ti,wait-gate-clock}y �G�mmchs1_fck@a00�ti,wait-gate-clock}y �G�i2c3_fck@a00�ti,wait-gate-clock}y �G�i2c2_fck@a00�ti,wait-gate-clock}y �G�i2c1_fck@a00�ti,wait-gate-clock}y �G�mcbsp5_gate_fck@a00�ti,composite-gate-clock}� y Gmcbsp1_gate_fck@a00�ti,composite-gate-clock}� y G core_48m_fck�fixed-factor-clock}0GFmcspi4_fck@a00�ti,wait-gate-clock}Fy �G�mcspi3_fck@a00�ti,wait-gate-clock}Fy �G�mcspi2_fck@a00�ti,wait-gate-clock}Fy �G�mcspi1_fck@a00�ti,wait-gate-clock}Fy �G�uart2_fck@a00�ti,wait-gate-clock}Fy �G�uart1_fck@a00�ti,wait-gate-clock}Fy � G�core_12m_fck�fixed-factor-clock}GGHhdq_fck@a00�ti,wait-gate-clock}Hy �G�core_l3_ick�fixed-factor-clock}>GIsdrc_ick@a10�ti,wait-gate-clock}Iy �G�gpmc_fck�fixed-factor-clock}Icore_l4_ick�fixed-factor-clock}?GJmmchs2_ick@a10�ti,omap3-interface-clock}Jy �G�mmchs1_ick@a10�ti,omap3-interface-clock}Jy �G�hdq_ick@a10�ti,omap3-interface-clock}Jy �G�mcspi4_ick@a10�ti,omap3-interface-clock}Jy �G�mcspi3_ick@a10�ti,omap3-interface-clock}Jy �G�mcspi2_ick@a10�ti,omap3-interface-clock}Jy �G�mcspi1_ick@a10�ti,omap3-interface-clock}Jy �G�i2c3_ick@a10�ti,omap3-interface-clock}Jy �G�i2c2_ick@a10�ti,omap3-interface-clock}Jy �G�i2c1_ick@a10�ti,omap3-interface-clock}Jy �G�uart2_ick@a10�ti,omap3-interface-clock}Jy �G�uart1_ick@a10�ti,omap3-interface-clock}Jy � G�gpt11_ick@a10�ti,omap3-interface-clock}Jy � G�gpt10_ick@a10�ti,omap3-interface-clock}Jy � G�mcbsp5_ick@a10�ti,omap3-interface-clock}Jy � G�mcbsp1_ick@a10�ti,omap3-interface-clock}Jy � G�omapctrl_ick@a10�ti,omap3-interface-clock}Jy �G�dss_tv_fck@e00�ti,gate-clock}8y�G�dss_96m_fck@e00�ti,gate-clock}Ey�G�dss2_alwon_fck@e00�ti,gate-clock}y�G�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock}�y GKgpt1_mux_fck@c40�ti,composite-mux-clock}@y @GLgpt1_fck�ti,composite-clock}KLaes2_ick@a10�ti,omap3-interface-clock}J�y G�wkup_32k_fck�fixed-factor-clock}@GMgpio1_dbck@c00�ti,gate-clock}My �G�sha12_ick@a10�ti,omap3-interface-clock}Jy �G�wdt2_fck@c00�ti,wait-gate-clock}My �G�wdt2_ick@c10�ti,omap3-interface-clock}Ny �G�wdt1_ick@c10�ti,omap3-interface-clock}Ny �G�gpio1_ick@c10�ti,omap3-interface-clock}Ny �G�omap_32ksync_ick@c10�ti,omap3-interface-clock}Ny �G�gpt12_ick@c10�ti,omap3-interface-clock}Ny �G�gpt1_ick@c10�ti,omap3-interface-clock}Ny �G�per_96m_fck�fixed-factor-clock})G per_48m_fck�fixed-factor-clock}0GOuart3_fck@1000�ti,wait-gate-clock}Oy� G�gpt2_gate_fck@1000�ti,composite-gate-clock}�yGPgpt2_mux_fck@1040�ti,composite-mux-clock}@y@GQgpt2_fck�ti,composite-clock}PQgpt3_gate_fck@1000�ti,composite-gate-clock}�yGRgpt3_mux_fck@1040�ti,composite-mux-clock}@�y@GSgpt3_fck�ti,composite-clock}RSgpt4_gate_fck@1000�ti,composite-gate-clock}�yGTgpt4_mux_fck@1040�ti,composite-mux-clock}@�y@GUgpt4_fck�ti,composite-clock}TUgpt5_gate_fck@1000�ti,composite-gate-clock}�yGVgpt5_mux_fck@1040�ti,composite-mux-clock}@�y@GWgpt5_fck�ti,composite-clock}VWgpt6_gate_fck@1000�ti,composite-gate-clock}�yGXgpt6_mux_fck@1040�ti,composite-mux-clock}@�y@GYgpt6_fck�ti,composite-clock}XYgpt7_gate_fck@1000�ti,composite-gate-clock}�yGZgpt7_mux_fck@1040�ti,composite-mux-clock}@�y@G[gpt7_fck�ti,composite-clock}Z[gpt8_gate_fck@1000�ti,composite-gate-clock}� yG\gpt8_mux_fck@1040�ti,composite-mux-clock}@�y@G]gpt8_fck�ti,composite-clock}\]gpt9_gate_fck@1000�ti,composite-gate-clock}� yG^gpt9_mux_fck@1040�ti,composite-mux-clock}@�y@G_gpt9_fck�ti,composite-clock}^_per_32k_alwon_fck�fixed-factor-clock}@G`gpio6_dbck@1000�ti,gate-clock}`y�G�gpio5_dbck@1000�ti,gate-clock}`y�G�gpio4_dbck@1000�ti,gate-clock}`y�G�gpio3_dbck@1000�ti,gate-clock}`y�G�gpio2_dbck@1000�ti,gate-clock}`y� G�wdt3_fck@1000�ti,wait-gate-clock}`y� G�per_l4_ick�fixed-factor-clock}?Gagpio6_ick@1010�ti,omap3-interface-clock}ay�G�gpio5_ick@1010�ti,omap3-interface-clock}ay�G�gpio4_ick@1010�ti,omap3-interface-clock}ay�G�gpio3_ick@1010�ti,omap3-interface-clock}ay�G�gpio2_ick@1010�ti,omap3-interface-clock}ay� G�wdt3_ick@1010�ti,omap3-interface-clock}ay� G�uart3_ick@1010�ti,omap3-interface-clock}ay� G�uart4_ick@1010�ti,omap3-interface-clock}ay�G�gpt9_ick@1010�ti,omap3-interface-clock}ay� G�gpt8_ick@1010�ti,omap3-interface-clock}ay� G�gpt7_ick@1010�ti,omap3-interface-clock}ay�G�gpt6_ick@1010�ti,omap3-interface-clock}ay�G�gpt5_ick@1010�ti,omap3-interface-clock}ay�G�gpt4_ick@1010�ti,omap3-interface-clock}ay�G�gpt3_ick@1010�ti,omap3-interface-clock}ay�G�gpt2_ick@1010�ti,omap3-interface-clock}ay�G�mcbsp2_ick@1010�ti,omap3-interface-clock}ay�G�mcbsp3_ick@1010�ti,omap3-interface-clock}ay�G�mcbsp4_ick@1010�ti,omap3-interface-clock}ay�G�mcbsp2_gate_fck@1000�ti,composite-gate-clock}�yG mcbsp3_gate_fck@1000�ti,composite-gate-clock}�yGmcbsp4_gate_fck@1000�ti,composite-gate-clock}�yGemu_src_mux_ck@1140� ti,mux-clock}bcdy@Geemu_src_ck�ti,clkdm-gate-clock}eGfpclk_fck@1140�ti,divider-clock}f��y@�pclkx2_fck@1140�ti,divider-clock}f��y@�atclk_fck@1140�ti,divider-clock}f��y@�traceclk_src_fck@1140� ti,mux-clock}bcd�y@Ggtraceclk_fck@1140�ti,divider-clock}g� �y@�secure_32k_fck� fixed-clock��Ghgpt12_fck�fixed-factor-clock}hwdt1_fck�fixed-factor-clock}hsecurity_l4_ick2�fixed-factor-clock}?Giaes1_ick@a14�ti,omap3-interface-clock}i�y rng_ick@a14�ti,omap3-interface-clock}iy �sha11_ick@a14�ti,omap3-interface-clock}iy �des1_ick@a14�ti,omap3-interface-clock}iy �cam_mclk@f00�ti,gate-clock}j�yJcam_ick@f10�!ti,omap3-no-wait-interface-clock}?y�G�csi2_96m_fck@f00�ti,gate-clock}y�G�security_l3_ick�fixed-factor-clock}>Gkpka_ick@a14�ti,omap3-interface-clock}ky �icr_ick@a10�ti,omap3-interface-clock}Jy �des2_ick@a10�ti,omap3-interface-clock}Jy �mspro_ick@a10�ti,omap3-interface-clock}Jy �mailboxes_ick@a10�ti,omap3-interface-clock}Jy �ssi_l4_ick�fixed-factor-clock}?Grsr1_fck@c00�ti,wait-gate-clock}y �G�sr2_fck@c00�ti,wait-gate-clock}y �G�sr_l4_ick�fixed-factor-clock}?dpll2_fck@40�ti,divider-clock}&��y@�Gldpll2_ck@4�ti,omap3-dpll-clock}ly$@4s��Gmdpll2_m2_ck@44�ti,divider-clock}m�yD�Gniva2_ck@0�ti,wait-gate-clock}ny�G�modem_fck@a00�ti,omap3-interface-clock}y �G�sad2d_ick@a10�ti,omap3-interface-clock}>y �G�mad2d_ick@a18�ti,omap3-interface-clock}>y �G�mspro_fck@a00�ti,wait-gate-clock}y �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock}�y Gossi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock}�y @$�Gpssi_ssr_fck_3430es2�ti,composite-clock}opGqssi_sst_fck_3430es2�fixed-factor-clock}qG�hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock}Iy �G�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock}ry �G�usim_gate_fck@c00�ti,composite-gate-clock}E� y G}sys_d2_ck�fixed-factor-clock}Gtomap_96m_d2_fck�fixed-factor-clock}EGuomap_96m_d4_fck�fixed-factor-clock}EGvomap_96m_d8_fck�fixed-factor-clock}EGwomap_96m_d10_fck�fixed-factor-clock}E Gxdpll5_m2_d4_ck�fixed-factor-clock}sGydpll5_m2_d8_ck�fixed-factor-clock}sGzdpll5_m2_d16_ck�fixed-factor-clock}sG{dpll5_m2_d20_ck�fixed-factor-clock}sG|usim_mux_fck@c40�ti,composite-mux-clock(}tuvwxyz{|�y @�G~usim_fck�ti,composite-clock}}~usim_ick@c10�ti,omap3-interface-clock}Ny � G�dpll5_ck@d04�ti,omap3-dpll-clock}y  $ L 4s�Gdpll5_m2_ck@d50�ti,divider-clock}�y P�Gssgx_gate_fck@b00�ti,composite-gate-clock}&�y G�core_d3_ck�fixed-factor-clock}&G�core_d4_ck�fixed-factor-clock}&G�core_d6_ck�fixed-factor-clock}&G�omap_192m_alwon_fck�fixed-factor-clock}"G�core_d2_ck�fixed-factor-clock}&G�sgx_mux_fck@b40�ti,composite-mux-clock }���*����y @G�sgx_fck�ti,composite-clock}��sgx_ick@b10�ti,wait-gate-clock}>y �G�cpefuse_fck@a08�ti,gate-clock}y �G�ts_fck@a08�ti,gate-clock}@y �G�usbtll_fck@a08�ti,wait-gate-clock}sy �G�usbtll_ick@a18�ti,omap3-interface-clock}Jy �G�mmchs3_ick@a10�ti,omap3-interface-clock}Jy �G�mmchs3_fck@a00�ti,wait-gate-clock}y �G�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock}��yJG�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock}?y�G�usbhost_120m_fck@1400�ti,gate-clock}sy�G�usbhost_48m_fck@1400�ti,dss-gate-clock}0y�G�usbhost_ick@1410�ti,omap3-dss-interface-clock}?y�G�clockdomainscore_l3_clkdmti,clockdomain}��dpll3_clkdmti,clockdomain}dpll1_clkdmti,clockdomain}per_clkdmti,clockdomainh}��������������������������emu_clkdmti,clockdomain}fdpll4_clkdmti,clockdomain}wkup_clkdmti,clockdomain$}���������dss_clkdmti,clockdomain}�����core_l4_clkdmti,clockdomain�}�������������������������������������cam_clkdmti,clockdomain}��iva2_clkdmti,clockdomain}�dpll2_clkdmti,clockdomain}md2d_clkdmti,clockdomain }���dpll5_clkdmti,clockdomain}sgx_clkdmti,clockdomain}�usbhost_clkdmti,clockdomain }���counter@48320000ti,omap-counter32kyH2  �counter_32kinterrupt-controller@48200000ti,omap3-intc��yH Gdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmayH`� �� �`�dmaGgpio@48310000ti,omap3-gpioyH1��gpio1�����gpio@49050000ti,omap3-gpioyI��gpio2����G�gpio@49052000ti,omap3-gpioyI ��gpio3����gpio@49054000ti,omap3-gpioyI@� �gpio4����Ggpio@49056000ti,omap3-gpioyI`�!�gpio5����G�gpio@49058000ti,omap3-gpioyI��"�gpio6����serial@4806a000ti,omap3-uartyH� H�12�txrx�uart1��lserial@4806c000ti,omap3-uartyH�I�34�txrx�uart2��lserial@49020000ti,omap3-uartyIJ�n�56�txrx�uart3��li2c@48070000 ti,omap3-i2cyH��8��txrx+�i2c1�'�@twl@48yH�  ti,twl4030��default"��powerti,twl4030-power-idle,rtcti,twl4030-rtc� bciti,twl4030-bci� <�J� Vvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1jvccregulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1y '�� Gregulator-vdacti,twl4030-vdacyw@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1y:��0�G�regulator-vmmc2ti,twl4030-vmmc2y:��0�regulator-vusb1v5ti,twl4030-vusb1v5G�regulator-vusb1v8ti,twl4030-vusb1v8G�regulator-vusb3v1ti,twl4030-vusb3v1G�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2yw@�w@gregulator-vsimti,twl4030-vsimyw@�-��gpioti,twl4030-gpio����Gtwl4030-usbti,twl4030-usb� {�������G�pwmti,twl4030-pwm�pwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad���D�?  @A Bsrmadcti,twl4030-madc��G�i2c@48072000 ti,omap3-i2cyH ��9��txrx+�i2c2��i2c@48060000 ti,omap3-i2cyH��=��txrx+�i2c3��mailbox@48094000ti,omap3-mailbox�mailboxyH @�$dsp 6 Aspi@48098000ti,omap2-mcspiyH ��A+�mcspi1L@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0y ti,tsc2046ZB@l�w�@����(���� �� ��spi@4809a000ti,omap2-mcspiyH ��B+�mcspi2L �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiyH ��[+�mcspi3L ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiyH ��0+�mcspi4L�FG�tx0rx01w@480b2000 ti,omap3-1wyH �:�hdq1wmmc@4809c000ti,omap3-pre-es3-hsmmcyH ��S�mmc1��=>�txrx����default"�mmc@480b4000ti,omap3-hsmmcyH @�V�mmc2�/0�txrx disabledmmc@480ad000ti,omap3-hsmmcyH ��^�mmc3�MN�txrx disabledmmu@480bd400ti,omap2-iommuyH ����mmu_isp%G�mmu@5d000000ti,omap2-iommuy]���mmu_iva disabledwdt@48314000 ti,omap3-wdtyH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspyH@�5mpu �;< ?commontxrxO��mcbsp1� �txrx}��fck disabledmcbsp@49022000ti,omap3-mcbspyI �I�� 5mpusidetone�>??commontxrxsidetoneO�mcbsp2mcbsp2_sidetone�!"�txrx}���fckick disabledmcbsp@49024000ti,omap3-mcbspyI@�I�� 5mpusidetone�YZ?commontxrxsidetoneO��mcbsp3mcbsp3_sidetone��txrx}���fckick disabledmcbsp@49026000ti,omap3-mcbspyI`�5mpu �67 ?commontxrxO��mcbsp4��txrx}��fck^ disabledmcbsp@48096000ti,omap3-mcbspyH `�5mpu �QR ?commontxrxO��mcbsp5��txrx}��fck disabledsham@480c3000ti,omap3-sham�shamyH 0d�1�E�rxtimer@48318000ti,omap3430-timeryH1��%�timer1otimer@49032000ti,omap3430-timeryI �&�timer2timer@49034000ti,omap3430-timeryI@�'�timer3timer@49036000ti,omap3430-timeryI`�(�timer4timer@49038000ti,omap3430-timeryI��)�timer5~timer@4903a000ti,omap3430-timeryI��*�timer6~timer@4903c000ti,omap3430-timeryI��+�timer7~timer@4903e000ti,omap3430-timeryI��,�timer8�~timer@49040000ti,omap3430-timeryI�-�timer9�timer@48086000ti,omap3430-timeryH`�.�timer10�timer@48088000ti,omap3430-timeryH��/�timer11�timer@48304000ti,omap3430-timeryH0@�_�timer12o�usbhstll@48062000 ti,usbhs-tllyH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostyH@ �usb_host_hs+�ohci@48064400ti,ohci-omap3yHD�L�ehci@48064800 ti,ehci-omapyHH�Mgpmc@6e000000ti,omap3430-gpmc�gpmcyn����rxtx��+���� �0G�ethernet@gpmcsmsc,lan9221smsc,lan9115���/=�O�ap�(�-���-�������xK2KLd{������� �� y�nand@0,0ti,omap2-nand y �� �micron,nand��bch8/=,O,ap"�,�(�6�@�R�R�({+partition@0 %X-Loaderypartition@80000%U-Bootypartition@1c0000 %Environmentypartition@200000%Kernely �partition@2000000 %Filesystemyusb_otg_hs@480ab000ti,omap3-musbyH ��\]?mcdma �usb_otg_hs+6> default"�GV��^2dss@48050000 ti,omap3-dssyHok �dss_core}��fck+�dispc@48050400ti,omap3-dispcyH� �dss_dispc}��fckencoder@4804fc00 ti,omap3-dsiyH�H�@H� 5protophypll� disabled �dss_dsi1}�� �fcksys_clkencoder@48050800ti,omap3-rfbiyH disabled �dss_rfbi}���fckickencoder@48050c00ti,omap3-vencyH  disabled �dss_venc}��fckportendpointd�tGssi-controller@48058000 ti,omap3-ssi�ssiokyH�H�5sysgdd�G?gdd_mpu+� }q�� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portyH�H�5txrx�CDssi-port@4805b000ti,omap3-ssi-portyH�H�5txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleyH%�$+��� *�isp@480bc000 ti,omap3-ispyH ��H �|��cl��ports+bandgap@48002524yH%$ti,omap34xx-bandgap�Gtarget-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_coreyH �$5sysc�}��fck+ �H �smartreflex@0ti,omap3-smartreflex-corey�target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_ivayH �$5sysc�}��fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-ivay�thermal-zonescpu_thermal�����N �regulator-vddvarioregulator-fixed jvddvariogG�regulator-vdd33aregulator-fixedjvdd33agG�memory@80000000mmemoryy�gpio_keys gpio-keysdefault"key_enter%enter ���key_f1%f1 ��;�key_f2%f2 ��<�key_f3%f3 ��=�key_f4%f4 � �>�key_left%left � �i�key_right%right � �j�key_up%up � �g�key_down%down � �l�backlightgpio-backlight  �regulator-lcd-3v3regulator-fixedjlcd_3v3y2Z��2Z� pgG�displaysharp,ls037v7dw01%lcd #� 0� = J� V�portendpointdG� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskphandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,use_poweroffbci3v1-supplyio-channelsio-channel-namesregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-pslabelmultipointnum-epsram-bitsinterface-typeusb-phypowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorsgpioslinux,codedefault-onstartup-delay-uspower-supplyenvdd-supplyenable-gpiosreset-gpiosmode-gpios