� ���'8��( ��Ppine64,rock64rockchip,rk3328 +7Pine64 Rock64aliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000�/ethernet@ff540000�/mmc@ff500000�/mmc@ff520000cpus+cpu@0�cpuarm,cortex-a53�����x�psci��@&3�@@R�_p{ cpu@1�cpuarm,cortex-a53�����x�psci��@&3�@@R�_p{ cpu@2�cpuarm,cortex-a53�����x�psci��@&3�@@R�_p{ cpu@3�cpuarm,cortex-a53�����x�psci��@&3�@@R�_p{ idle-states�pscicpu-sleeparm,idle-state���x����{l2-cachecache�� @({opp-table-0operating-points-v2{opp-408000000Q�~�$�@5opp-600000000#�F~�$�@opp-8160000000�,B@$�@opp-1008000000<���$�@opp-1200000000G���($�@opp-1296000000M?d� $�@analog-soundsimple-audio-cardAi2sZtAnalog�okaysimple-audio-card,cpu�simple-audio-card,codec�arm-pmuarm,cortex-a53-pmu0�defg� display-subsystemrockchip,display-subsystem� hdmi-soundsimple-audio-cardAi2sZ�tHDMI�okaysimple-audio-card,cpu�simple-audio-card,codec�psciarm,psci-1.0arm,psci-0.2�smctimerarm,armv8-timer0�   xin24m fixed-clock��n6�xin24m{Fi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s�� ��)7�i2s_clki2s_hclk�  txrx �okay{i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s�� ��*8�i2s_clki2s_hclk�txrx �okay{i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s�� ��+9�i2s_clki2s_hclk�txrx  �disabledspdif@ff030000rockchip,rk3328-spdif�� ��.: �mclkhclk� txdefault* �okay{ipdm@ff040000 rockchip,pdm���=R�pdm_clkpdm_hclk�rxdefaultsleep*4 �disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd��{9io-domains"rockchip,rk3328-io-voltage-domain�okay>LZhv��gpiorockchip,rk3328-grf-gpio��{Epower-controller!rockchip,rk3328-power-controller�+{;power-domain@6��power-domain@5� ��BAB�power-domain@8���F�reboot-modesyscon-reboot-mode���RB��RB��RB� RB�serial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart�� �7�&��baudclkapb_pclk�txrxdefault * !  �disabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart�� �8�'��baudclkapb_pclk�txrxdefault *"#$  �disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart�� �9�(��baudclkapb_pclk�txrxdefault*% �okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c�� �$+�7� �i2cpclkdefault*& �disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c�� �%+�8� �i2cpclkdefault*'�okaypmic@18rockchip,rk805� (���xin32krk805-clkout2��default*)#DR*^*j*v*��*{hregulatorsDCDC_REG1 �vdd_logic� �4� �0��regulator-state-mem,B@DCDC_REG2�vdd_arm� �4� �0��{regulator-state-mem,~�DCDC_REG3�vcc_ddr�regulator-state-memDCDC_REG4�vcc_io�2Z��2Z��{regulator-state-mem,2Z�LDO_REG1�vcc_18�w@�w@�{regulator-state-mem,w@LDO_REG2 �vcc18_emmc�w@�w@�{regulator-state-mem,w@LDO_REG3�vdd_10�B@�B@�{Cregulator-state-mem,B@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c�� �&+�9� �i2cpclkdefault*+ �disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c�� �'+�:� �i2cpclkdefault*, �disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi�� �1+� ��spiclkapb_pclk� txrxdefault*-./0�okayflash@0jedec,spi-nor�H���watchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt�� �(��pwm@ff1b0000rockchip,rk3328-pwm���<� �pwmpclkdefault*1Z �disabledpwm@ff1b0010rockchip,rk3328-pwm���<� �pwmpclkdefault*2Z �disabledpwm@ff1b0020rockchip,rk3328-pwm�� �<� �pwmpclkdefault*3Z �disabledpwm@ff1b0030rockchip,rk3328-pwm��0�<� �pwmpclkdefault*4Z �disableddma-controller@ff1f0000arm,pl330arm,primecell��@�e�� �apb_pclk|{thermal-zonessoc-thermal������5tripstrip-point0�p���passivetrip-point1�L���passive{6soc-crit�s�� �criticalcooling-mapsmap0�60� �������� �������� �������� ���������tsadc@ff250000rockchip,rk3328-tsadc��% �:$�P�$��tsadcapb_pclkinitdefaultsleep*748*74B ;tsadc-apbG9T��k�okay��{5efuse@ff260000rockchip,rk3328-efuse��&P+�> �pclk_efuse� id@7�cpu-leakage@17�logic-leakage@19�cpu-version@1a��{Gadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc��( �P��%��saradcapb_pclk4V ;saradc-apb �disabledgpu@ff300000"rockchip,rk3328-maliarm,mali-450��0T�ZW]XY[\"�gpgpmmupppp0ppmmu0pp1ppmmu1��� �buscore4fiommu@ff330200rockchip,iommu��3 �`��� �aclkiface� �disablediommu@ff340800rockchip,iommu��4@ �b��F �aclkiface� �disabledvideo-codec@ff350000rockchip,rk3328-vpu��5 � �vdpu��F �aclkhclk�:;iommu@ff350800rockchip,iommu��5@ � ��F �aclkiface�;{:video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec��6� � ��BAB�axiahbcabaccore�AB ׄׄ��<;iommu@ff360480rockchip,iommu ��6�@�6�@ �J��B �aclkiface�;{<vop@ff370000rockchip,rk3328-vop��7>� � ��x;�aclk_vopdclk_vophclk_vop4��� ;axiahbdclk�=�okayport+{ endpoint@0�>{Diommu@ff373f00rockchip,iommu��7? � ��; �aclkiface��okay{=hdmi@ff3c0000rockchip,rk3328-dw-hdmi��<  �#��F�iahbisfrcec ?%hdmidefault *@ABG9 �okay/C?{ports+port@0�endpointD{>port@1�codec@ff410000rockchip,rk3328-codec��A��* �pclkmclkG9 �okay OE{phy@ff430000rockchip,rk3328-hdmi-phy��C �S��Fy�sysclkrefoclkrefpclk �hdmi_phy�ZG fcpu-versionw�okay{?clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon��DG9���x=&'(��������ABDC"\5�H��4�$�zFFF|��n6n6n6���������ׄ�����������������������n6#�FLG���рxh�xh��рxh�xh��{syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd��E+usb2phy@100rockchip,rk3328-usb2phy��F�phyclk �usb480m_phy�{�H�okay{Hotg-portw$�;<=�otg-bvalidotg-idlinestate�okay{Whost-portw �> �linestate�okay{Xmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��P@ �  �=!JN�biuciuciu-driveciu-sample�L�р4m;reset�okay����default*IJKL�Mmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��Q@ �  �>"KO�biuciuciu-driveciu-sample�L�р4n;reset �disabledmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��R@ � �?#LP�biuciuciu-driveciu-sample�L�р4o;reset�okay���default *NOP�ethernet@ff540000rockchip,rk3328-gmac��T ��macirq8�dWXZY��M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac4c ;stmmacethG9-;�okaydf�QQFinputS^rgmiidefault*Rg �S� �'�P�$�ethernet@ff550000rockchip,rk3328-gmac��UG9 ��macirq8�TSSU��VI�stmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphy4b ;stmmaceth^rmii�T-;Foutput �disabledmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22��V4ddefault*UV�{Tusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2��X ��M�otg�host�  ��@  W %usb2-phy�okayusb@ff5c0000 generic-ehci��\ � �NH X%usb�okayusb@ff5d0000 generic-ohci��] � �NH X%usb�okaymmc@ff5f00000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��_@ � �@MQ�biuciuciu-driveciu-sample�L�р4h;reset �disabledusb@ff600000rockchip,rk3328-dwc3snps,dwc3��` �C�`a��ref_clksuspend_clkbus_clk�host $utmi_wide - N f � � ��okayinterrupt-controller@ff811000 arm,gic-400 � �@����� ��@ ��`  � {crypto@ff060000rockchip,rk3328-crypto��@ ��PQ;�hclk_masterhclk_slavesclk4D ;crypto-rstpinctrlrockchip,rk3328-pinctrlG9+ gpio@ff210000rockchip,gpio-bank��! �3���� � �{dgpio@ff220000rockchip,gpio-bank��" �4���� � �{Sgpio@ff230000rockchip,gpio-bank��# �5���� � �{(gpio@ff240000rockchip,gpio-bank��$ �6���� � �pcfg-pull-up {[pcfg-pull-down {cpcfg-pull-none ${Ypcfg-pull-none-2ma $ 1{bpcfg-pull-up-2ma  1pcfg-pull-up-4ma  1{\pcfg-pull-none-4ma $ 1{_pcfg-pull-down-4ma  1pcfg-pull-none-8ma $ 1{]pcfg-pull-up-8ma  1{^pcfg-pull-none-12ma $ 1 {`pcfg-pull-up-12ma  1 {apcfg-output-high @pcfg-output-low Lpcfg-input-high  W{Zpcfg-input Wi2c0i2c0-xfer dYY{&i2c1i2c1-xfer dYY{'i2c2i2c2-xfer d YY{+i2c3i2c3-xfer dYY{,i2c3-pins dYYhdmi_i2chdmii2c-xfer dYY{Apdm-0pdmm0-clk dY{pdmm0-fsync dYpdmm0-sdi0 dY{pdmm0-sdi1 dY{pdmm0-sdi2 dY{pdmm0-sdi3 dY{pdmm0-clk-sleep dZ{pdmm0-sdi0-sleep dZ{pdmm0-sdi1-sleep dZ{pdmm0-sdi2-sleep dZ{pdmm0-sdi3-sleep dZ{pdmm0-fsync-sleep dZtsadcotp-pin d Y{7otp-out d Y{8uart0uart0-xfer d Y[{uart0-cts d Y{ uart0-rts d Y{!uart0-rts-pin d Yuart1uart1-xfer dY[{"uart1-cts dY{#uart1-rts dY{$uart1-rts-pin dYuart2-0uart2m0-xfer dY[uart2-1uart2m1-xfer dY[{%spi0-0spi0m0-clk d[spi0m0-cs0 d [spi0m0-tx d [spi0m0-rx d [spi0m0-cs1 d [spi0-1spi0m1-clk d[spi0m1-cs0 d[spi0m1-tx d[spi0m1-rx d[spi0m1-cs1 d[spi0-2spi0m2-clk d[{-spi0m2-cs0 d[{0spi0m2-tx d[{.spi0m2-rx d[{/i2s1i2s1-mclk dYi2s1-sclk dYi2s1-lrckrx dYi2s1-lrcktx dYi2s1-sdi dYi2s1-sdo dYi2s1-sdio1 dYi2s1-sdio2 dYi2s1-sdio3 dYi2s1-sleep� dZZZZZZZZZi2s2-0i2s2m0-mclk dYi2s2m0-sclk dYi2s2m0-lrckrx dYi2s2m0-lrcktx dYi2s2m0-sdi dYi2s2m0-sdo dYi2s2m0-sleep` dZZZZZZi2s2-1i2s2m1-mclk dYi2s2m1-sclk dYi2sm1-lrckrx dYi2s2m1-lrcktx dYi2s2m1-sdi dYi2s2m1-sdo dYi2s2m1-sleepP dZZZZZspdif-0spdifm0-tx dY{spdif-1spdifm1-tx dYspdif-2spdifm2-tx dYsdmmc0-0sdmmc0m0-pwren d\sdmmc0m0-pin d\sdmmc0-1sdmmc0m1-pwren d\sdmmc0m1-pin d\{esdmmc0sdmmc0-clk d]{Isdmmc0-cmd d^{Jsdmmc0-dectn d\{Ksdmmc0-wrprt d\sdmmc0-bus1 d^sdmmc0-bus4@ d^^^^{Lsdmmc0-pins� d\\\\\\\\sdmmc0extsdmmc0ext-clk d_sdmmc0ext-cmd d\sdmmc0ext-wrprt d\sdmmc0ext-dectn d\sdmmc0ext-bus1 d\sdmmc0ext-bus4@ d\\\\sdmmc0ext-pins� d\\\\\\\\sdmmc1sdmmc1-clk d ]sdmmc1-cmd d ^sdmmc1-pwren d^sdmmc1-wrprt d^sdmmc1-dectn d^sdmmc1-bus1 d^sdmmc1-bus4@ d^^^^sdmmc1-pins� d \ \\\\\\\\emmcemmc-clk d`{Nemmc-cmd da{Oemmc-pwren dYemmc-rstnout dYemmc-bus1 daemmc-bus4@ daaaaemmc-bus8� daaaaaaaa{Ppwm0pwm0-pin dY{1pwm1pwm1-pin dY{2pwm2pwm2-pin dY{3pwmirpwmir-pin dY{4gmac-1rgmiim1-pins` d ] __]___ _ _] ]__]]] ]_]]]]{Rrmiim1-pins db`bbbb b b` ` Y YYYYYgmac2phyfephyled-speed10 dYfephyled-duplex dYfephyled-rxm1 dY{Ufephyled-txm1 dYfephyled-linkm1 dY{Vtsadc_pintsadc-int d Ytsadc-pin d Yhdmi_pinhdmi-cec dY{@hdmi-hpd dc{Bcif-0dvp-d2d9-m0� dYYYYY Y Y YYYYYcif-1dvp-d2d9-m1� dYYYYYYYYYYYYirir-int dY{gpmicpmic-int-l d[{)usb2usb20-host-drv dY{fchosen rserial2:1500000n8external-gmac-clock fixed-clock�sY@ �gmac_clkin�{Qsdmmc-regulatorregulator-fixed �ddefault*e�vcc_sd�2Z��2Z� ~{Mvcc-host-5v-regulatorregulator-fixed �ddefault*f �vcc_host_5v� ~*vcc-sysregulator-fixed�vcc_sys��LK@�LK@{*ir-receivergpio-ir-receiver T(*gdefaultleds gpio-ledsled-0 Th �mmc0led-1 Th �heartbeatspdif-soundsimple-audio-cardtSPDIFsimple-audio-card,cpu�isimple-audio-card,codec�jspdif-ditlinux,spdif-dit {j compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodoperating-points-v2i-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1vccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplypmuio-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltspi-max-frequency#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarityrockchip,efuse-sizebits#io-channel-cellsinterrupt-names#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesavdd-0v9-supplyavdd-1v8-supplymute-gpiosnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplymmc-hs200-1_8vnon-removablevqmmc-supplytx-fifo-depthrx-fifo-depthsnps,txpblclock_in_outphy-supplyphy-modesnps,force_thresh_dma_modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphy-handlephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathvin-supplylinux,default-trigger