� ����8��(���radxa,rockpisrockchip,rk3308 +7Radxa ROCK Pi Saliases=/pinctrl/gpio@ff220000C/pinctrl/gpio@ff230000I/pinctrl/gpio@ff240000O/pinctrl/gpio@ff250000U/pinctrl/gpio@ff260000[/i2c@ff040000`/i2c@ff050000e/i2c@ff060000j/i2c@ff070000o/serial@ff0a0000w/serial@ff0b0000/serial@ff0c0000�/serial@ff0d0000�/serial@ff0e0000�/spi@ff120000�/spi@ff130000�/spi@ff140000�/ethernet@ff4e0000�/mmc@ff490000�/mmc@ff480000�/mmc@ff4a0000cpus+cpu@0�cpuarm,cortex-a35��psci���Z !1BMcpu@1�cpuarm,cortex-a35��psci !1Mcpu@2�cpuarm,cortex-a35��psci !1M cpu@3�cpuarm,cortex-a35��psci !1M idle-statesUpscicpu-sleeparm,idle-statebs�x����Ml2-cachecache��Mopp-table-0operating-points-v2�Mopp-408000000�Q� �~�~�r`��@opp-600000000�#�F �~�~�r`��@opp-816000000�0�, �����r`��@opp-1008000000�<� �*�*�r`��@arm-pmuarm,cortex-a35-pmu0STUV external-mac-clock fixed-clock1��� Amac_clkinTpsci arm,psci-1.0�smctimerarm,armv8-timer0   xin24m fixed-clockT1n6Axin24mM]grf@ff000000&rockchip,rk3308-grfsysconsimple-mfd���M:io-domains"rockchip,rk3308-io-voltage-domainaokayh v � � � � reboot-modesyscon-reboot-mode��RB��RB��RB��RB��RB� syscon@ff008000.rockchip,rk3308-usb2phy-grfsysconsimple-mfd���@+usb2phy@100rockchip,rk3308-usb2phy� �H.phyclk Ausb480m_phyTaokayM otg-port$CDE:otg-bvalidotg-idlinestateJaokayUM@host-port J :linestateJaokayUMAsyscon@ff00b000-rockchip,rk3308-detect-grfsysconsimple-mfd���+syscon@ff00c000+rockchip,rk3308-core-grfsysconsimple-mfd���+i2c@ff040000(rockchip,rk3308-i2crockchip,rk3399-i2c���� .i2cpclk  `defaultn+ adisabledi2c@ff050000(rockchip,rk3308-i2crockchip,rk3399-i2c���� .i2cpclk  `defaultn+aokayi2c@ff060000(rockchip,rk3308-i2crockchip,rk3399-i2c���� .i2cpclk  `defaultn+ adisabledi2c@ff070000(rockchip,rk3308-i2crockchip,rk3399-i2c���� .i2cpclk `defaultn+ adisabledwatchdog@ff080000 rockchip,rk3308-wdtsnps,dw-wdt����  aokayserial@ff0a0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ��.baudclkapb_pclkx�`defaultnaokayserial@ff0b0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ��.baudclkapb_pclkx�`default n adisabledserial@ff0c0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ��.baudclkapb_pclkx�`defaultn adisabledserial@ff0d0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ��.baudclkapb_pclkx�`defaultn adisabledserial@ff0e0000&rockchip,rk3308-uartsnps,dw-apb-uart�� ��.baudclkapb_pclkx�`default naokay�bluetoothrealtek,rtl8723ds-bt �  �  � `default nspi@ff120000(rockchip,rk3308-spirockchip,rk3066-spi�� +��.spiclkapb_pclk� �txrx`defaultn!"#$ adisabledspi@ff130000(rockchip,rk3308-spirockchip,rk3066-spi�� +��.spiclkapb_pclk�  �txrx`defaultn%&'( adisabledspi@ff140000(rockchip,rk3308-spirockchip,rk3066-spi�� +��.spiclkapb_pclk�))�txrx`defaultn*+,- adisabledpwm@ff160000(rockchip,rk3308-pwmrockchip,rk3328-pwm���y� .pwmpclk`defaultn.� adisabledpwm@ff160010(rockchip,rk3308-pwmrockchip,rk3328-pwm���y� .pwmpclk`defaultn/� adisabledpwm@ff160020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �y� .pwmpclk`defaultn0� adisabledpwm@ff160030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�y� .pwmpclk`defaultn1� adisabledpwm@ff170000(rockchip,rk3308-pwmrockchip,rk3328-pwm���x� .pwmpclk`defaultn2� adisabledpwm@ff170010(rockchip,rk3308-pwmrockchip,rk3328-pwm���x� .pwmpclk`defaultn3� adisabledpwm@ff170020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �x� .pwmpclk`defaultn4� adisabledpwm@ff170030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�x� .pwmpclk`defaultn5� adisabledpwm@ff180000(rockchip,rk3308-pwmrockchip,rk3328-pwm���� .pwmpclk`defaultn6�aokayMnpwm@ff180010(rockchip,rk3308-pwmrockchip,rk3328-pwm���� .pwmpclk`defaultn7� adisabledpwm@ff180020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �� .pwmpclk`defaultn8� adisabledpwm@ff180030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�� .pwmpclk`defaultn9� adisabledrktimer@ff1a0000rockchip,rk3288-timer��  �� .pclktimersaradc@ff1e0000.rockchip,rk3308-saradcrockchip,rk3399-saradc�� %�%�.saradcapb_pclk��F saradc-apbaokay efuse@ff210000rockchip,rk3308-otp��!@+�'��.otpapb_pclkphy�Tphyid@7�cpu-leakage@17�logic-leakage@18�dma-controller@ff2c0000arm,pl330arm,primecell��,@�� .apb_pclk0M dma-controller@ff2d0000arm,pl330arm,primecell��-@�� .apb_pclk0M)i2s@ff320000rockchip,rk3308-i2s-tdm��2 2.mclk_txmclk_rxhclk�TV��))�rxtx��� tx-mrx-m;: adisabledi2s@ff330000rockchip,rk3308-i2s-tdm��3 3.mclk_txmclk_rxhclk�XZ��)�rx��� tx-mrx-m;: adisabledi2s@ff350000(rockchip,rk3308-i2srockchip,rk3066-i2s��5 4�\�.i2s_clki2s_hclk�)) �txrx���reset-mreset-h`defaultn;<=> adisabledi2s@ff360000(rockchip,rk3308-i2srockchip,rk3066-i2s��6 5�^�.i2s_clki2s_hclk�) �rx���reset-mreset-h adisabledspdif-tx@ff3a0000,rockchip,rk3308-spdifrockchip,rk3066-spdif��: 7�b� .mclkhclk�) �tx`defaultn? adisabledusb@ff4000002rockchip,rk3308-usbrockchip,rk3066-usbsnps,dwc2��@ B��.otg HperipheralPbq��@ �@ �usb2-phyaokayusb@ff440000 generic-ehci��D G��� �A�usbaokayusb@ff450000 generic-ohci��E H��� �A�usbaokaymmc@ff4800000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��H@ L� ��012.biuciuciu-driveciu-sample���р`defaultnBCDEaokay���� mmc@ff4900000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��I@ M� ��:;<.biuciuciu-driveciu-sample���рaokay����`default nFGH� mmc@ff4a00000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��J@ N� ��567.biuciuciu-driveciu-sample����`default nIJKaokay+�%L07�=� J wifi@1� M :host-wake`defaultnNnand-controller@ff4b0000(rockchip,rk3308-nfcrockchip,rv1108-nfc��K@ Q��-.ahbnfc-W�рnOPQRSTU`default adisabledethernet@ff4e0000rockchip,rk3308-gmac��N @:macirq@�@BBA@��C[.stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedlrmii`defaultnVW�} stmmaceth;:aokayuoutput�XU mdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22�`defaultnY�N ��P �MMXspi@ff4c0000 rockchip,sfc��L@ R�=�.clk_sfchclk_sfc nZ[\`default adisabledclock-controller@ff500000rockchip,rk3308-cru��P�].xin24m;:T�W�Mcodec@ff560000rockchip,rk3308-codec��V;:.mclk_txmclk_rxhclk�UW�codec��� adisabledinterrupt-controller@ff580000 arm,gic-400@��X�X �X@ �X`   ��Msram@fff80000 mmio-sram������+ddr-sram@0��vad-sram@8000���pinctrlrockchip,rk3308-pinctrl;:+�`defaultn^gpio@ff220000rockchip,gpio-bank��" (�����"header1-pin3 [GPIO0_B3]header1-pin5 [GPIO0_B4]header1-pin11 [GPIO0_B7]header1-pin13 [GPIO0_C0]header1-pin15 [GPIO0_C1]MMgpio@ff230000rockchip,gpio-bank��# )�����"header1-pin21 [GPIO1_C6]header1-pin19 [GPIO1_C7]header1-pin23 [GPIO1_D0]header1-pin24 [GPIO1_D1]gpio@ff240000rockchip,gpio-bank��$ *�����"header1-pin10 [GPIO2_A0]header1-pin8 [GPIO2_A1]header1-pin7 [GPIO2_A4]header1-pin12 [GPIO2_A5]header2-pin46 [GPIO2_A6]header1-pin22 [GPIO1_A7]header2-pin45 [GPIO2_B0]header1-pin18 [GPIO2_B1]header1-pin16 [GPIO2_B2]header2-pin44 [GPIO2_B3]header2-pin43 [GPIO2_B4]header2-pin28 [GPIO2_B5]header2-pin30 [GPIO2_B6]header2-pin32 [GPIO2_B7]header2-pin34 [GPIO2_C0]gpio@ff250000rockchip,gpio-bank��% +�����"header2-pin42 [GPIO3_B2]header2-pin41 [GPIO3_B3]header2-pin40 [GPIO3_B4]header2-pin39 [GPIO3_B5]gpio@ff260000rockchip,gpio-bank��& ,����Mpcfg-pull-up2Mhpcfg-pull-down?Mepcfg-pull-noneNMapcfg-pull-none-2maN[pcfg-pull-up-2ma2[pcfg-pull-up-4ma2[Mgpcfg-pull-none-4maN[Mfpcfg-pull-down-4ma?[pcfg-pull-none-8maN[M_pcfg-pull-up-8ma2[M`pcfg-pull-none-12maN[ Mcpcfg-pull-up-12ma2[ Mbpcfg-pull-none-smtNjMdpcfg-output-highpcfg-output-low�pcfg-input-high2�pcfg-input�emmcemmc-clk� _MGemmc-cmd�`MHemmc-pwren� aemmc-rstn� aemmc-bus1�`emmc-bus4@�````emmc-bus8��````````MFflashflash-csn0� aMRflash-rdy� aMTflash-ale� aMOflash-cle� aMQflash-wrn�aMUflash-rdn� aMSflash-bus8��bbbbbbbbMPsfcsfc-bus4@�aaaaM\sfc-bus2 �aasfc-cs0�aM[sfc-clk�aMZgmacrmii-pins��cccaaaaa aMVmac-refclk-12ma� cMWmac-refclk� amac-rst�aMYgmac-m1rmiim1-pins��cccaaaaa amacm1-refclk-12ma� cmacm1-refclk� ai2c0i2c0-xfer �ddMi2c1i2c1-xfer � d dMi2c2i2c2-xfer �ddMi2c3-m0i2c3m0-xfer �ddMi2c3-m1i2c3m1-xfer � d di2c3-m2i2c3m2-xfer �ddi2s_2ch_0i2s-2ch-0-mclk� ai2s-2ch-0-sclk� aM;i2s-2ch-0-lrck�aM<i2s-2ch-0-sdo�aM>i2s-2ch-0-sdi�aM=i2s_8ch_0i2s-8ch-0-mclk�ai2s-8ch-0-sclktx�ai2s-8ch-0-sclkrx�ai2s-8ch-0-lrcktx�ai2s-8ch-0-lrckrx�ai2s-8ch-0-sdo0� ai2s-8ch-0-sdo1� ai2s-8ch-0-sdo2� ai2s-8ch-0-sdo3� ai2s-8ch-0-sdi0� ai2s-8ch-0-sdi1�ai2s-8ch-0-sdi2�ai2s-8ch-0-sdi3�ai2s_8ch_1_m0i2s-8ch-1-m0-mclk�ai2s-8ch-1-m0-sclktx�ai2s-8ch-1-m0-sclkrx�ai2s-8ch-1-m0-lrcktx�ai2s-8ch-1-m0-lrckrx�ai2s-8ch-1-m0-sdo0�ai2s-8ch-1-m0-sdo1-sdi3�ai2s-8ch-1-m0-sdo2-sdi2� ai2s-8ch-1-m0-sdo3_sdi1� ai2s-8ch-1-m0-sdi0� ai2s_8ch_1_m1i2s-8ch-1-m1-mclk� ai2s-8ch-1-m1-sclktx� ai2s-8ch-1-m1-sclkrx�ai2s-8ch-1-m1-lrcktx�ai2s-8ch-1-m1-lrckrx�ai2s-8ch-1-m1-sdo0�ai2s-8ch-1-m1-sdo1-sdi3�ai2s-8ch-1-m1-sdo2-sdi2�ai2s-8ch-1-m1-sdo3_sdi1�ai2s-8ch-1-m1-sdi0�apdm_m0pdm-m0-clk�apdm-m0-sdi0� apdm-m0-sdi1� apdm-m0-sdi2� apdm-m0-sdi3�apdm_m1pdm-m1-clk�apdm-m1-sdi0�apdm-m1-sdi1�apdm-m1-sdi2�apdm-m1-sdi3�apdm_m2pdm-m2-clkm�apdm-m2-clk�apdm-m2-sdi0� apdm-m2-sdi1�apdm-m2-sdi2�apdm-m2-sdi3�apwm0pwm0-pin� apwm0-pin-pull-down� eM6pwm1pwm1-pin�aM7pwm1-pin-pull-down�epwm2pwm2-pin�aM8pwm2-pin-pull-down�epwm3pwm3-pin�aM9pwm3-pin-pull-down�epwm4pwm4-pin�aM2pwm4-pin-pull-down�epwm5pwm5-pin�aM3pwm5-pin-pull-down�epwm6pwm6-pin�aM4pwm6-pin-pull-down�epwm7pwm7-pin�aM5pwm7-pin-pull-down�epwm8pwm8-pin� aM.pwm8-pin-pull-down� epwm9pwm9-pin� aM/pwm9-pin-pull-down� epwm10pwm10-pin� aM0pwm10-pin-pull-down� epwm11pwm11-pin�aM1pwm11-pin-pull-down�ertcrtc-32k�aM^sdmmcsdmmc-clk�fMBsdmmc-cmd�gMCsdmmc-det�gMDsdmmc-pwren�fsdmmc-bus1�gsdmmc-bus4@�ggggMEsdiosdio-clk�_MKsdio-cmd�`MJsdio-pwren�_sdio-wrpt�_sdio-intn�_sdio-bus1�`sdio-bus4@�````MIspdif_inspdif-in�aspdif_outspdif-out�aM?spi0spi0-clk�gM!spi0-csn0�gM"spi0-miso�gM#spi0-mosi�gM$spi1spi1-clk� gM%spi1-csn0� gM&spi1-miso� gM'spi1-mosi� gM(spi1-m1spi1m1-miso�gspi1m1-mosi�gspi1m1-clk�gspi1m1-csn0� gspi2spi2-clk�gM*spi2-csn0�gM+spi2-miso�gM,spi2-mosi�gM-tsadctsadc-otp-pin� atsadc-otp-out� auart0uart0-xfer �hhMuart0-cts�auart0-rts�auart0-rts-pin�auart1uart1-xfer �hhMuart1-cts�aMuart1-rts�aMuart2-m0uart2m0-xfer �hhMuart2-m1uart2m1-xfer �hhuart3uart3-xfer � h hMuart3-m1uart3m1-xfer �hhuart4uart4-xfer � hhMuart4-cts�aMuart4-rts�aMuart4-rts-pin�abluetoothbt-reg-on� aMbt-wake-host� eMhost-wake-bt� aMledsgreen-led�aMiheartbeat-led�aMjusbotg-vbus-drv�aMmsdio-pwrseqwifi-enable-h�aMkwifi-host-wake�eMNchosen�serial0:1500000n8leds gpio-leds`defaultnijgreen-led��on�power �M�rockpis:green:power �default-onblue-led��on �heartbeat �M�rockpis:blue:user �heartbeatsdio-pwrseqmmc-pwrseq-simplenk`default �MMLvcc-1v8regulator-fixed�vcc_1v8+w@Cw@[ M vcc-ioregulator-fixed�vcc_io+2Z�C2Z�[lM vcc-ddrregulator-fixed�vcc_ddr+�`C�`[lvcc5v0-otgregulator-fixedf yM`defaultnm �vcc5v0_otg[lMvcc5v0-sysregulator-fixed �vcc5v0_sys+LK@CLK@Mlvdd-corepwm-regulator~n��l �vdd_core+ �xCr`��Mvdd-logregulator-fixed�vdd_log+�C�[l compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4spi0spi1spi2ethernet0mmc0mmc1mmc2device_typeregenable-methodclocks#cooling-cellsdynamic-power-coefficientoperating-points-v2cpu-idle-statesnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsstatusvccio0-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyoffsetmode-bootloadermode-loadermode-normalmode-recoverymode-fastbootassigned-clocksassigned-clock-parentsclock-namesinterrupt-names#phy-cellsphy-supplypinctrl-namespinctrl-0reg-shiftreg-io-widthuart-has-rtsctsdevice-wake-gpiosenable-gpioshost-wake-gpiosdmasdma-names#pwm-cells#io-channel-cellsresetsreset-namesvref-supplyarm,pl330-periph-burst#dma-cellsrockchip,grfdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplyno-sdionon-removablecap-sdio-irqkeep-power-in-suspendmmc-pwrseqno-mmcno-sdsd-uhs-sdr50vqmmc-supplyassigned-clock-ratesphy-modeclock_in_outphy-handlereset-assert-usreset-deassert-usreset-gpios#reset-cells#sound-dai-cells#interrupt-cellsinterrupt-controllerrangesgpio-controller#gpio-cellsgpio-line-namesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathcolordefault-statefunctionlabellinux,default-triggerregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltvin-supplyenable-active-highgpiopwmspwm-supplyregulator-settling-time-up-us