� �� �8�(#�'Amlogic A113L2 ba400 Development Boardamlogic,ba400amlogic,a4"1timerarm,armv8-timer0=   psci arm,psci-1.0Hsmcxtal-clk fixed-clockOn6_xtalrsoc simple-bus"1�interrupt-controller@fff01000 arm,gic-400@����� ��@ ��` �"� = bus@fe000000 simple-bus��H"1��Hwatchdog@2100amlogic,a4-wdtamlogic,t7-wdt�!�serial@7a000&amlogic,a4-uartamlogic,meson-s4-uart�� =� ��xtalpclkbaud�okayao-secure@102207amlogic,a4-ao-secureamlogic,meson-gx-ao-securesyscon� @�cpus"1cpu@0�cpuarm,cortex-a53��pscicpu@1�cpuarm,cortex-a53��pscicpu@2�cpuarm,cortex-a53��pscicpu@3�cpuarm,cortex-a53��pscisecure-monitoramlogic,meson-gxbb-smpower-controlleramlogic,a4-pwrcaliases/soc/bus@fe000000/serial@7a000memory@0�memory�@reserved-memory"1�secmon@5000000shared-dma-pool�� modelcompatibleinterrupt-parent#address-cells#size-cellsinterruptsmethodclock-frequencyclock-output-names#clock-cellsphandlerangesreg#interrupt-cellsinterrupt-controllerclocksclock-namesstatusamlogic,has-chip-iddevice_typeenable-method#power-domain-cellsserial0no-map