Ð þí0é8-4(µ,üxlnx,zynq-zc702xlnx,zynq-7000&Zynq ZC702 Development Boardcpuscpu@0arm,cortex-a9,cpu8<CèQ] ,+B@B@cpu@1arm,cortex-a9,cpu8<pmu@f8891000arm,cortex-a9-pmuny8ø‰ø‰0fixedregulatorregulator-fixedŠVCCPINT™B@±B@ÉÛïõamba simple-busyýadc@f8007100xlnx,zynq-xadc-1.00.a8øq  ny< can@e0008000xlnx,zynq-can-1.0okay<$  can_clkpclk8à€ ny@%@3defaultAcan@e0009000xlnx,zynq-can-1.0 disabled<%  can_clkpclk8à n3y@%@gpio@e000a000xlnx,zynq-gpio-1.0K<*Wg|y n8à 3defaultAïõi2c@e0004000cdns,i2c-r1p10okay<&y n8à@€3defaultAi2cswitch@74 nxp,pca95488ti2c@08clock-generator@5d silabs,si570ª28]À P/Ùî i2c@28eeprom@54 at,24c088Ti2c@38gpio@21 ti,tca64168!WKi2c@48rtc@51 nxp,pcf85638Qi2c@78hwmon@52 ti,ucd924884hwmon@53 ti,ucd924885hwmon@54 ti,ucd924886i2c@e0005000cdns,i2c-r1p10 disabled<'y n08àPinterrupt-controller@f8f01000arm,cortex-a9-gic|g8øðøðïõcache-controller@f8f02000arm,pl310-cache8øð  n Í Þîümemory-controller@f8006000xlnx,zynq-ddrc-a058ø`serial@e0000000xlnx,xuartpscdns,uart-r1p8 disabled<( uart_clkpclk8à nserial@e0001000xlnx,xuartpscdns,uart-r1p8okay<) uart_clkpclk8à n23defaultAspi@e0006000xlnx,zynq-spi-r1p68à` disabledy n<"  ref_clkpclkspi@e0007000xlnx,zynq-spi-r1p68àp disabledy n1<#  ref_clkpclkethernet@e000b000cdns,zynq-gemcdns,gem8à°okay n<  pclkhclktx_clk rgmii-id3defaultA ethernet-phy@78ïõethernet@e000c000cdns,zynq-gemcdns,gem8àÀ disabled n-< pclkhclktx_clksdhci@e0100000arasan,sdhci-8.9aokay clk_xinclk_ahb< y n8à3defaultA sdhci@e0101000arasan,sdhci-8.9a disabled clk_xinclk_ahb<!y n/8àslcr@f8000000!xlnx,zynq-slcrsysconsimple-mfd8øýï õ clkc@100xlnx,ps7-clkcj(armpllddrplliopllcpu_6or4xcpu_3or2xcpu_2xcpu_1xddr2xddr3xdcilqspismcpcapgem0gem1fclk0fclk1fclk2fclk3can0can1sdio0sdio1uart0uart1spi0spi1dmausb0_aperusb1_apergem0_apergem1_apersdio0_apersdio1_aperspi0_aperspi1_apercan0_apercan1_aperi2c0_aperi2c1_aperuart0_aperuart1_apergpio_aperlqspi_apersmc_aperswdtdbg_trcdbg_apb8;ü Uïõrstc@200xlnx,zynq-reset8HLY pinctrl@700xlnx,pinctrl-zynq8Y can0-defaultïõmux`can0 ican0_9_grpconf ican0_9_grppzconf-rx†MIO46‹conf-tx†MIO47Ÿgem0-defaultï õ mux `ethernet0iethernet0_0_grpconfiethernet0_0_grppzconf-rx$†MIO22MIO23MIO24MIO25MIO26MIO27‹¬conf-tx$†MIO16MIO17MIO18MIO19MIO20MIO21Ÿ¾mux-mdio`mdio0 imdio0_0_grpconf-mdio imdio0_0_grppzŸgpio0-defaultïõmux`gpio0eigpio0_7_grpgpio0_8_grpgpio0_9_grpgpio0_10_grpgpio0_11_grpgpio0_12_grpgpio0_13_grpgpio0_14_grpconfeigpio0_7_grpgpio0_8_grpgpio0_9_grpgpio0_10_grpgpio0_11_grpgpio0_12_grpgpio0_13_grpgpio0_14_grppzconf-pull-up#†MIO9MIO10MIO11MIO12MIO13MIO14Ïconf-pull-none †MIO7MIO8Ÿi2c0-defaultïõmux ii2c0_10_grp`i2c0conf ii2c0_10_grpÏpzsdhci0-defaultï õ mux isdio0_2_grp`sdio0conf isdio0_2_grppzŸmux-cd igpio0_0_grp `sdio0_cdconf-cd igpio0_0_grp‹Ïpzmux-wp igpio0_15_grp `sdio0_wpconf-wp igpio0_15_grp‹Ïpzuart1-defaultïõmux iuart1_10_grp`uart1conf iuart1_10_grppzconf-rx†MIO49‹conf-tx†MIO48Ÿusb0-defaultï õ mux iusb0_0_grp`usb0conf iusb0_0_grppzconf-rx†MIO29MIO31MIO36‹conf-tx6†MIO28MIO30MIO32MIO33MIO34MIO35MIO37MIO38MIO39Ÿdmac@f8003000arm,pl330arm,primecell8ø0y.Üabortdma0dma1dma2dma3dma4dma5dma6dma7ln ()*+ì÷<  apb_pclkdevcfg@f8007000xlnx,zynq-devcfg-1.08øpy n<  ref_clkY timer@f8f00200arm,cortex-a9-global-timer8øð  n y<timer@f8001000y$n    cdns,ttc<8øtimer@f8002000y$n%&' cdns,ttc<8ø timer@f8f00600y n arm,cortex-a9-twd-timer8øð <usb@e0002000"xlnx,zynq-usb-2.20achipidea,usb2okay<y n8à ulpihost$ 3defaultA usb@e0003000"xlnx,zynq-usb-2.20achipidea,usb2 disabled<y n,8à0ulpiwatchdog@f8005000<-cdns,wdt-r1p2y n 8øP, sram@fffc0000 mmio-sram8ÿüaliases8/amba/ethernet@e000b000B/amba/i2c@e0004000G/amba/serial@e0001000memory@0,memory8@chosen OearlyconXserial0:115200n8gpio-keys gpio-keysdsw14osw14 u {l†dsw13osw13 u{g†dleds gpio-ledsds23ods23 u  ”heartbeatphy0usb-nop-xceivªï õ  #address-cells#size-cellscompatiblemodeldevice_typeregclocksclock-latencycpu0-supplyoperating-pointsinterruptsinterrupt-parentregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onlinux,phandlerangesstatusclock-namestx-fifo-depthrx-fifo-depthpinctrl-namespinctrl-0#gpio-cellsgpio-controllerinterrupt-controller#interrupt-cellsclock-frequency#clock-cellstemperature-stabilityfactory-foutarm,data-latencyarm,tag-latencycache-unifiedcache-levelphy-modephy-handlefclk-enableclock-output-namesps-clk-frequency#reset-cellssysconfunctiongroupsslew-rateio-standardpinsbias-high-impedancebias-disablelow-power-disablelow-power-enablebias-pull-upinterrupt-names#dma-cells#dma-channels#dma-requestsphy_typedr_modeusb-phytimeout-secethernet0i2c0serial0bootargsstdout-pathautorepeatlabelgpioslinux,codewakeup-sourcelinux,default-trigger#phy-cells