p8(x,Lichee Pi Zero+2licheepi,licheepi-zeroallwinner,sun8i-v3scpuscpu@02arm,cortex-a7=cpuIMtimer2arm,armv7-timer0T   clocks_osc24M_clkf 2fixed-clocksn6osc24Mosc32k_clkf 2fixed-clocksosc32ksoc 2simple-bus_mmc@01c0f0002allwinner,sun7i-a20-mmcI M-/.ahbmmcoutputsampleahb T<okaydefaultmmc@01c100002allwinner,sun7i-a20-mmcI M021ahbmmcoutputsampleahb T= disabledmmc@01c110002allwinner,sun7i-a20-mmcI M354ahbmmcoutputsample ahb T> disabledusb@01c190002allwinner,sun8i-h3-musbIM TGmcusb!okay(otgphy@01c194002allwinner,sun8i-v3s-usb-phyI,0phy_ctrlpmu0M8 usb0_phy usb0_resetokay:Eclock@01c200002allwinner,sun8i-v3s-ccuIM hoscloscfVrtc@01c204002allwinner,sun6i-a31-rtcITT()pinctrl@01c208002allwinner,sun8i-v3s-pinctrlITM%apbhosclosccsi2c0PB6PB7i2c0  uart0@0PB8PB9uart0  mmc0@0PF0PF1PF2PF3PF4PF5mmc0ahci_pwr_pin@0PB8 gpio_out  usb0_vbus_pin@0PB9 gpio_out  usb1_vbus_pin@0PH6 gpio_out  usb2_vbus_pin@0PH3 gpio_outtimer@01c20c002allwinner,sun4i-a10-timerI TMwatchdog@01c20ca02allwinner,sun6i-a31-wdtI  Tserial@01c280002snps,dw-apb-uartI€ TM(1okay defaultserial@01c284002snps,dw-apb-uartI„ TM)2 disabledserial@01c288002snps,dw-apb-uartIˆ TM*3 disabledi2c@01c2ac002allwinner,sun6i-a31-i2cI¬ TM&.default  disabledi2c@01c2b0002allwinner,sun6i-a31-i2cI° TM'/ disabledinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic I @ `  T ahci-5v2regulator-fixeddefault ahci-5vLK@ LK@%7Q disabledusb0-vbus2regulator-fixeddefault  usb0-vbusLK@ LK@7Q  disabledusb1-vbus2regulator-fixeddefault  usb1-vbusLK@ LK@%7Q disabledusb2-vbus2regulator-fixeddefault usb2-vbusLK@ LK@%7Q disabledvcc3v02regulator-fixedvcc3v0- -vcc3v32regulator-fixedvcc3v32Z 2Zvcc5v02regulator-fixedvcc5v0LK@ LK@aliasesJ/soc/serial@01c28000chosenRserial0:115200n8leds 2gpio-ledsblue_led^licheepi:blue:usrdgreen_led^licheepi:green:usrdjonred_led^licheepi:red:usrd #address-cells#size-cellsinterrupt-parentmodelcompatibledevice_typeregclocksinterruptsranges#clock-cellsclock-frequencyclock-output-nameslinux,phandleclock-namesresetsreset-namesstatuspinctrl-0pinctrl-namesbroken-cdbus-widthvmmc-supplyinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpio#reset-cellsgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highserial0stdout-pathlabelgpiosdefault-state