Ð þíR&8MX(ÎM (,haoyu,marsboard-rk3066rockchip,rk3066a7MarsBoard RK3066aliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000amba ,simple-busœdma-controller@20018000,arm,pl330arm,primecell£ €@§²½ØÀ ßapb_pclkëñdma-controller@2001c000,arm,pl330arm,primecell£ À@§²½ØÀ ßapb_pclk ùdisableddma-controller@20078000,arm,pl330arm,primecell£ €@§²½ØÁ ßapb_pclkëñoscillator ,fixed-clockn6xin24ml2-cache-controller@10138000,arm,pl310-cache£€0>ë/ñ/scu@1013c000,arm,cortex-a9-scu£Àglobal-timer@1013c200,arm,cortex-a9-global-timer£  § Ølocal-timer@1013c600,arm,cortex-a9-twd-timer£Æ  § Øinterrupt-controller@1013d000,arm,cortex-a9-gicJ_£ÐÁëñserial@10124000&,rockchip,rk3066-uartsnps,dw-apb-uart£@ §"pzßbaudclkapb_pclkØ@Lùokay‡Œtxrx–default¤serial@10126000&,rockchip,rk3066-uartsnps,dw-apb-uart£` §#pzßbaudclkapb_pclkØAMùokay‡Œtxrx–default¤usb@10180000,rockchip,rk3066-usbsnps,dwc2£ §ØÃßotg®otg¶È×€€@@ æ ëusb2-phyùokayusb@101c0000 ,snps,dwc2£ §ØÉßotg®hostæ ëusb2-phyùokayethernet@10204000,rockchip,rk3066-emac£ @< §õØÄD ßhclkmacrefd rmiiùokay  –default ¤ ethernet-phy@0£§ë ñ dwmmc@10214000,rockchip,rk2928-dw-mshc£!@ §ØÀHßbiuciu$ùokayúð€‡Œrx-tx/úð€–default¤=dwmmc@10218000,rockchip,rk2928-dw-mshc£!€ §ØÁIßbiuciu$ ùdisabled‡Œrx-tx–default¤dwmmc@1021c000,rockchip,rk2928-dw-mshc£!À §ØÂJßbiuciu$ ùdisabled‡Œrx-txpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd£ @reboot-mode,syscon-reboot-modeI@PRBÃ\RBÃjRBà zRBÃgrf@20008000,syscon£ €ëñi2c@2002d000,rockchip,rk3066-i2c£ Ð §(õßi2cØP ùdisabled–default¤i2c@2002f000,rockchip,rk3066-i2c£ ð §)õØQßi2cùokay–default¤€tps@2d£-§†’žª¶ÂÎÚ ,ti,tps65910regulatorsregulator@0çvcc_rtcö£ vrtcregulator@1çvcc_ioö£ vioëñregulator@2çvdd_arm 'À7ã`Oö£ vdd1regulator@3çvcc_ddr 'À7ã`Oö£ vdd2regulator@5 çvcc18_cifö£ vdig1regulator@6çvdd_11ö£ vdig2regulator@7çvcc_25ö£ vpllregulator@8çvcc_18ö£ vdacregulator@9 çvcc25_hdmiö£  vaux1regulator@10çvcca_33ö£  vaux2regulator@11 çvcc_rmii£  vaux33ë ñ regulator@12 çvcc28_cifö£  vmmcregulator@4£ vdd3regulator@13£  vbbpwm@20030000,rockchip,rk2928-pwm£ aØF ùdisabled–default¤pwm@20030010,rockchip,rk2928-pwm£ aØF ùdisabled–default¤watchdog@2004c000 ,rockchip,rk3066-wdtsnps,dw-wdt£ ÀØK §3ùokaypwm@20050020,rockchip,rk2928-pwm£  aØG ùdisabled–default¤ pwm@20050030,rockchip,rk2928-pwm£ 0aØGùokay–default¤!ë5ñ5i2c@20056000,rockchip,rk3066-i2c£ ` §*õØRßi2c ùdisabled–default¤"i2c@2005a000,rockchip,rk3066-i2c£   §+õØSßi2c ùdisabled–default¤#i2c@2005e000,rockchip,rk3066-i2c£ à §4õØTßi2c ùdisabled–default¤$serial@20064000&,rockchip,rk3066-uartsnps,dw-apb-uart£ @ §$pzßbaudclkapb_pclkØBNùokay‡Œtxrx–default¤%serial@20068000&,rockchip,rk3066-uartsnps,dw-apb-uart£ € §%pzßbaudclkapb_pclkØCOùokay‡ Œtxrx–default¤&saradc@2006c000,rockchip,saradc£ À §lØGJßsaradcapb_pclk~W …saradc-apb ùdisabledspi@20070000,rockchip,rk3066-spiØEHßspiclkapb_pclk §&£ ‡  Œtxrx ùdisabled–default¤'()*spi@20074000,rockchip,rk3066-spiØFIßspiclkapb_pclk §'£ @‡  Œtxrx ùdisabled–default¤+,-.cpus‘rockchip,rk3066-smpcpu@0Ÿcpu,arm,cortex-a9«/£8¼›@Ö O€íØa€*ˆ s€*ˆ 'ÀÈà°ÀÈàÂÀg8Íœ@Øcpu@1Ÿcpu,arm,cortex-a9«/£sram@10080000 ,mmio-sram£ œsmp-sram@0,rockchip,rk3066-smp-sram£Pi2s@10118000,rockchip,rk3066-i2s£€  §–default¤0‡Œtxrxßi2s_hclki2s_clkØÆKÛö ùdisabledi2s@1011a000,rockchip,rk3066-i2s£   § –default¤1‡Œtxrxßi2s_hclki2s_clkØÇLÛö ùdisabledi2s@1011c000,rockchip,rk3066-i2s£À  §–default¤2‡  Œtxrxßi2s_hclki2s_clkØÈMÛö ùdisabledclock-controller@20000000,rockchip,rk3066a-cru£ õ@ËÔ^ÌÕ_ -ׄ#g¸€á£ðÑ€xhÀá£ðÑ€xhÀëñtimer@2000e000,snps,dw-apb-timer-osc£ à §.ØVD ßtimerpclkefuse@20010000,rockchip,rk3066a-efuse£ @Ø[ ßpclk_efusecpu_leakage@17£timer@20038000,snps,dw-apb-timer-osc£ € §,ØTB ßtimerpclktimer@2003a000,snps,dw-apb-timer-osc£   §-ØUC ßtimerpclktsadc@20060000,rockchip,rk3066-tsadc£ Ø]]ßsaradcapb_pclk §l~\ …saradc-apb ùdisabledphy1,rockchip,rk3066a-usb-phyrockchip,rk3288-usb-phyõùokayusb-phy@17cB£|ØQßphyclkëñusb-phy@188B£ˆØRßphyclkëñpinctrl,rockchip,rk3066a-pinctrlõœgpio0@20034000,rockchip,gpio-bank£ @ §6ØUM]J_gpio1@2003c000,rockchip,gpio-bank£ À §7ØVM]J_ëñgpio2@2003e000,rockchip,gpio-bank£ à §8ØWM]J_gpio3@20080000,rockchip,gpio-bank£  §9ØXM]J_ë6ñ6gpio4@20084000,rockchip,gpio-bank£ @ §:ØYM]J_gpio6@2000a000,rockchip,gpio-bank£   §<ØZM]J_ëñpcfg_pull_defaultië4ñ4pcfg_pull_noneë3ñ3emacemac-xfer€Œ33333333ë ñ emac-mdio Œ33ë ñ emmcemmc-clkŒ4emmc-cmdŒ 4emmc-rstŒ 4i2c0i2c0-xfer Œ33ëñi2c1i2c1-xfer Œ33ëñi2c2i2c2-xfer Œ33ë"ñ"i2c3i2c3-xfer Œ33ë#ñ#i2c4i2c4-xfer Œ33ë$ñ$pwm0pwm0-outŒ3ëñpwm1pwm1-outŒ3ëñpwm2pwm2-outŒ3ë ñ pwm3pwm3-outŒ3ë!ñ!spi0spi0-clkŒ4ë'ñ'spi0-cs0Œ4ë*ñ*spi0-txŒ4ë(ñ(spi0-rxŒ4ë)ñ)spi0-cs1Œ4spi1spi1-clkŒ4ë+ñ+spi1-cs0Œ4ë.ñ.spi1-rxŒ4ë-ñ-spi1-txŒ4ë,ñ,spi1-cs1Œ4uart0uart0-xfer Œ44ëñuart0-ctsŒ4uart0-rtsŒ4uart1uart1-xfer Œ44ëñuart1-ctsŒ4uart1-rtsŒ4uart2uart2-xfer Œ4 4ë%ñ%uart3uart3-xfer Œ44ë&ñ&uart3-ctsŒ4uart3-rtsŒ4sd0sd0-clkŒ4ëñsd0-cmdŒ 4ëñsd0-cdŒ4ëñsd0-wpŒ4sd0-bus-width1Œ 4sd0-bus-width4@Œ 4 4 4 4ëñsd1sd1-clkŒ4ëñsd1-cmdŒ4ëñsd1-cdŒ4ëñsd1-wpŒ4sd1-bus-width1Œ4sd1-bus-width4@Œ4444ëñi2s0i2s0-busŒ44 4 4 4 4 444ë0ñ0i2s1i2s1-bus`Œ444444ë1ñ1i2s2i2s2-bus`Œ444444ë2ñ2lan8720aphy-intŒ3ë ñ memory@60000000Ÿmemory£`@vdd-log,pwm-regulator š5èçvdd_logO€7O€öŸB@dO€*ùokaysdmmc-regulator,regulator-fixed çsdmmc-supply-ÆÀ7-ÆÀ ­6²† Ãëñvsys-regulator,regulator-fixedçvsysLK@7LK@Oëñ #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1rangesreginterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-nameslinux,phandlestatusclock-frequency#clock-cellsclock-output-namescache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthdmasdma-namespinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfmax-speedphy-modephyphy-supplyfifo-depthmax-frequencyvmmc-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loadervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-always-onregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-boot-on#pwm-cells#io-channel-cellsresetsreset-namesenable-methoddevice_typenext-level-cacheoperating-pointsclock-latencyrockchip,playback-channelsrockchip,capture-channels#reset-cellsassigned-clocksassigned-clock-rates#phy-cellsgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinspwmsvoltage-tablegpiostartup-delay-usvin-supply