!8( ADgumstix,omap3-overo-palo43gumstix,omap3-overoti,omap36xxti,omap3 +/7OMAP36xx/AM37xx/DM37xx Gumstix Overo on Palo43chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000 l/displaycpus+cpu@0arm,cortex-a8ucpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+&CdefaultQ[apinmux_uart2_pins i<>@B[apinmux_i2c1_pinsi[apinmux_mmc1_pins0i[apinmux_mmc2_pins0i(*,.02[apinmux_w3cbw003c_pinsil[apinmux_hsusb2_pins@i      [apinmux_twl4030_pinsiA[apinmux_i2c3_pinsi[apinmux_uart3_pinsinp[apinmux_dss_dpi_pinsi[apinmux_lte430_pinsiD[apinmux_backlight_pinsiF[apinmux_mcspi1_pins i[apinmux_ads7846_pinsi [ascm_conf@270sysconsimple-busp0+ p0[apbias_regulator@2b0ti,pbias-omap3ti,pbias-omap}pbias_mmc_omap2430pbias_mmc_omap2430w@-[aclocks+mcbsp5_mux_fck@68ti,composite-mux-clockh[amcbsp5_fckti,composite-clock[amcbsp1_mux_fck@4ti,composite-mux-clock[ a mcbsp1_fckti,composite-clock [amcbsp2_mux_fck@4ti,composite-mux-clock [ a mcbsp2_fckti,composite-clock [amcbsp3_mux_fck@68ti,composite-mux-clock h[amcbsp3_fckti,composite-clock[amcbsp4_mux_fck@68ti,composite-mux-clock h[amcbsp4_fckti,composite-clock[aclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+&pinmux_twl4030_vpins i[aaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockY[aosc_sys_ck@d40 ti,mux-clock @[asys_ck@1270ti,divider-clockp[asys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock)dpll3_m2x2_ckfixed-factor-clock)[adpll4_x2_ckfixed-factor-clock)corex2_fckfixed-factor-clock)[awkup_l4_ickfixed-factor-clock)[NaNcorex2_d3_fckfixed-factor-clock)[acorex2_d5_fckfixed-factor-clock)[aclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clock[@a@virt_12m_ck fixed-clock[avirt_13m_ck fixed-clock]@[avirt_19200000_ck fixed-clock$[avirt_26000000_ck fixed-clock[avirt_38_4m_ck fixed-clockI[adpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0[adpll4_m2_ck@d48ti,divider-clock? H[ a dpll4_m2x2_mul_ckfixed-factor-clock )[!a!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! 3["a"omap_96m_alwon_fckfixed-factor-clock")[)a)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0[adpll3_m3_ck@1140ti,divider-clock@[#a#dpll3_m3x2_mul_ckfixed-factor-clock#)[$a$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  3[%a%emu_core_alwon_ckfixed-factor-clock%)[babsys_altclk fixed-clock[.a.mcbsp_clks fixed-clock[adpll3_m2_ck@d40ti,divider-clock @[acore_ckfixed-factor-clock)[&a&dpll1_fck@940ti,divider-clock& @['a'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4[adpll1_x2_ckfixed-factor-clock)[(a(dpll1_x2m2_ck@944ti,divider-clock( D[<a<cm_96m_fckfixed-factor-clock))[*a*omap_96m_fck@d40 ti,mux-clock* @[EaEdpll4_m3_ck@e40ti,divider-clock @[+a+dpll4_m3x2_mul_ckfixed-factor-clock+)[,a,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, 3[-a-omap_54m_fck@d40 ti,mux-clock-. @[8a8cm_96m_d2_fckfixed-factor-clock*)[/a/omap_48m_fck@d40 ti,mux-clock/. @[0a0omap_12m_fckfixed-factor-clock0)[GaGdpll4_m4_ck@e40ti,divider-clock @[1a1dpll4_m4x2_mul_ckti,fixed-factor-clock1IWd[2a2dpll4_m4x2_ck@d00ti,gate-clock2 3d[adpll4_m5_ck@f40ti,divider-clock?@[3a3dpll4_m5x2_mul_ckti,fixed-factor-clock3IWd[4a4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 3d[jajdpll4_m6_ck@1140ti,divider-clock?@[5a5dpll4_m6x2_mul_ckfixed-factor-clock5)[6a6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 3[7a7emu_per_alwon_ckfixed-factor-clock7)[cacclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& p[9a9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 p[:a:clkout2_src_ckti,composite-clock9:[;a;sys_clkout2@d70ti,divider-clock;@ pwmpu_ckfixed-factor-clock<)[=a=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=)[dadl3_ick@a40ti,divider-clock& @[>a>l4_ick@a40ti,divider-clock> @[?a?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  [AaAgpt10_mux_fck@a40ti,composite-mux-clock@ @[BaBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  [CaCgpt11_mux_fck@a40ti,composite-mux-clock@ @[DaDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE)[ammchs2_fck@a00ti,wait-gate-clock [ammchs1_fck@a00ti,wait-gate-clock [ai2c3_fck@a00ti,wait-gate-clock [ai2c2_fck@a00ti,wait-gate-clock [ai2c1_fck@a00ti,wait-gate-clock [amcbsp5_gate_fck@a00ti,composite-gate-clock  [amcbsp1_gate_fck@a00ti,composite-gate-clock  [ a core_48m_fckfixed-factor-clock0)[FaFmcspi4_fck@a00ti,wait-gate-clockF [amcspi3_fck@a00ti,wait-gate-clockF [amcspi2_fck@a00ti,wait-gate-clockF [amcspi1_fck@a00ti,wait-gate-clockF [auart2_fck@a00ti,wait-gate-clockF [auart1_fck@a00ti,wait-gate-clockF  [acore_12m_fckfixed-factor-clockG)[HaHhdq_fck@a00ti,wait-gate-clockH [acore_l3_ickfixed-factor-clock>)[IaIsdrc_ick@a10ti,wait-gate-clockI [agpmc_fckfixed-factor-clockI)core_l4_ickfixed-factor-clock?)[JaJmmchs2_ick@a10ti,omap3-interface-clockJ [ammchs1_ick@a10ti,omap3-interface-clockJ [ahdq_ick@a10ti,omap3-interface-clockJ [amcspi4_ick@a10ti,omap3-interface-clockJ [amcspi3_ick@a10ti,omap3-interface-clockJ [amcspi2_ick@a10ti,omap3-interface-clockJ [amcspi1_ick@a10ti,omap3-interface-clockJ [ai2c3_ick@a10ti,omap3-interface-clockJ [ai2c2_ick@a10ti,omap3-interface-clockJ [ai2c1_ick@a10ti,omap3-interface-clockJ [auart2_ick@a10ti,omap3-interface-clockJ [auart1_ick@a10ti,omap3-interface-clockJ  [agpt11_ick@a10ti,omap3-interface-clockJ  [agpt10_ick@a10ti,omap3-interface-clockJ  [amcbsp5_ick@a10ti,omap3-interface-clockJ  [amcbsp1_ick@a10ti,omap3-interface-clockJ  [aomapctrl_ick@a10ti,omap3-interface-clockJ [adss_tv_fck@e00ti,gate-clock8[adss_96m_fck@e00ti,gate-clockE[adss2_alwon_fck@e00ti,gate-clock[adummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock [KaKgpt1_mux_fck@c40ti,composite-mux-clock@ @[LaLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ [awkup_32k_fckfixed-factor-clock@)[MaMgpio1_dbck@c00ti,gate-clockM [asha12_ick@a10ti,omap3-interface-clockJ [awdt2_fck@c00ti,wait-gate-clockM [awdt2_ick@c10ti,omap3-interface-clockN [awdt1_ick@c10ti,omap3-interface-clockN [agpio1_ick@c10ti,omap3-interface-clockN [aomap_32ksync_ick@c10ti,omap3-interface-clockN [agpt12_ick@c10ti,omap3-interface-clockN [agpt1_ick@c10ti,omap3-interface-clockN [aper_96m_fckfixed-factor-clock))[ a per_48m_fckfixed-factor-clock0)[OaOuart3_fck@1000ti,wait-gate-clockO [agpt2_gate_fck@1000ti,composite-gate-clock[PaPgpt2_mux_fck@1040ti,composite-mux-clock@@[QaQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clock[RaRgpt3_mux_fck@1040ti,composite-mux-clock@@[SaSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clock[TaTgpt4_mux_fck@1040ti,composite-mux-clock@@[UaUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clock[VaVgpt5_mux_fck@1040ti,composite-mux-clock@@[WaWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clock[XaXgpt6_mux_fck@1040ti,composite-mux-clock@@[YaYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clock[ZaZgpt7_mux_fck@1040ti,composite-mux-clock@@[[a[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock [\a\gpt8_mux_fck@1040ti,composite-mux-clock@@[]a]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock [^a^gpt9_mux_fck@1040ti,composite-mux-clock@@[_a_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@)[`a`gpio6_dbck@1000ti,gate-clock`[agpio5_dbck@1000ti,gate-clock`[agpio4_dbck@1000ti,gate-clock`[agpio3_dbck@1000ti,gate-clock`[agpio2_dbck@1000ti,gate-clock` [awdt3_fck@1000ti,wait-gate-clock` [aper_l4_ickfixed-factor-clock?)[aaagpio6_ick@1010ti,omap3-interface-clocka[agpio5_ick@1010ti,omap3-interface-clocka[agpio4_ick@1010ti,omap3-interface-clocka[agpio3_ick@1010ti,omap3-interface-clocka[agpio2_ick@1010ti,omap3-interface-clocka [awdt3_ick@1010ti,omap3-interface-clocka [auart3_ick@1010ti,omap3-interface-clocka [auart4_ick@1010ti,omap3-interface-clocka[agpt9_ick@1010ti,omap3-interface-clocka [agpt8_ick@1010ti,omap3-interface-clocka [agpt7_ick@1010ti,omap3-interface-clocka[agpt6_ick@1010ti,omap3-interface-clocka[agpt5_ick@1010ti,omap3-interface-clocka[agpt4_ick@1010ti,omap3-interface-clocka[agpt3_ick@1010ti,omap3-interface-clocka[agpt2_ick@1010ti,omap3-interface-clocka[amcbsp2_ick@1010ti,omap3-interface-clocka[amcbsp3_ick@1010ti,omap3-interface-clocka[amcbsp4_ick@1010ti,omap3-interface-clocka[amcbsp2_gate_fck@1000ti,composite-gate-clock[ a mcbsp3_gate_fck@1000ti,composite-gate-clock[amcbsp4_gate_fck@1000ti,composite-gate-clock[aemu_src_mux_ck@1140 ti,mux-clockbcd@[eaeemu_src_ckti,clkdm-gate-clocke[fafpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@[gagtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clock[hahgpt12_fckfixed-factor-clockh)wdt1_fckfixed-factor-clockh)security_l4_ick2fixed-factor-clock?)[iaiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjdcam_ick@f10!ti,omap3-no-wait-interface-clock?[acsi2_96m_fck@f00ti,gate-clock[asecurity_l3_ickfixed-factor-clock>)[kakpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?)[rarsr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock?)dpll2_fck@40ti,divider-clock&@[laldpll2_ck@4ti,omap3-dpll-clockl$@4[mamdpll2_m2_ck@44ti,divider-clockmD[naniva2_ck@0ti,wait-gate-clockn[amodem_fck@a00ti,omap3-interface-clock [asad2d_ick@a10ti,omap3-interface-clock> [amad2d_ick@a18ti,omap3-interface-clock> [amspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock [oaossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$[papssi_ssr_fck_3430es2ti,composite-clockop[qaqssi_sst_fck_3430es2fixed-factor-clockq)[ahsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI [assi_ick_3430es2@a10ti,omap3-ssi-interface-clockr [ausim_gate_fck@c00ti,composite-gate-clockE  [}a}sys_d2_ckfixed-factor-clock)[tatomap_96m_d2_fckfixed-factor-clockE)[uauomap_96m_d4_fckfixed-factor-clockE)[vavomap_96m_d8_fckfixed-factor-clockE)[wawomap_96m_d10_fckfixed-factor-clockE) [xaxdpll5_m2_d4_ckfixed-factor-clocks)[yaydpll5_m2_d8_ckfixed-factor-clocks)[zazdpll5_m2_d16_ckfixed-factor-clocks)[{a{dpll5_m2_d20_ckfixed-factor-clocks)[|a|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @[~a~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  [adpll5_ck@d04ti,omap3-dpll-clock  $ L 4[adpll5_m2_ck@d50ti,divider-clock P[sassgx_gate_fck@b00ti,composite-gate-clock& [acore_d3_ckfixed-factor-clock&)[acore_d4_ckfixed-factor-clock&)[acore_d6_ckfixed-factor-clock&)[aomap_192m_alwon_fckfixed-factor-clock")[acore_d2_ckfixed-factor-clock&)[asgx_mux_fck@b40ti,composite-mux-clock * @[asgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> [acpefuse_fck@a08ti,gate-clock [ats_fck@a08ti,gate-clock@ [ausbtll_fck@a08ti,wait-gate-clocks [ausbtll_ick@a18ti,omap3-interface-clockJ [ammchs3_ick@a10ti,omap3-interface-clockJ [ammchs3_fck@a00ti,wait-gate-clock [adss1_alwon_fck_3430es2@e00ti,dss-gate-clockd[adss_ick_3430es2@e10ti,omap3-dss-interface-clock?[ausbhost_120m_fck@1400ti,gate-clocks[ausbhost_48m_fck@1400ti,dss-gate-clock0[ausbhost_ick@1410ti,omap3-dss-interface-clock?[auart4_fck@1000ti,wait-gate-clockO[aclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH [adma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `[agpio@48310000ti,omap3-gpioH1gpio1[agpio@49050000ti,omap3-gpioIgpio2[ a gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4[agpio@49056000ti,omap3-gpioI`!gpio5[agpio@49058000ti,omap3-gpioI"gpio6[ a serial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lCdefaultQserial@49020000ti,omap3-uartIJn56txrxuart3lCdefaultQi2c@48070000 ti,omap3-i2cH8txrx+i2c1CdefaultQ'@twl@48H  ti,twl4030CdefaultQaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci .watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0[aregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5[aregulator-vusb1v8ti,twl4030-vusb1v8[aregulator-vusb3v1ti,twl4030-vusb3v1[aregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@<regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpioPtwl4030-usbti,twl4030-usb \jx[apwmti,twl4030-pwmpwmledti,twl4030-pwmled[ a pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrx+i2c2 disabledi2c@48060000 ti,omap3-i2cH=txrx+i2c3CdefaultQeeprom@51 atmel,24c01Qlis33de@1dst,lis33dest,lis3lv02d'9 K ] o}xx&!&0mailbox@48094000ti,omap3-mailboxmailboxH @?K]dsp o zspi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3CdefaultQads7846@0CdefaultQ ti,ads7846`  spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrxCdefaultQ)5mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxCdefaultQ)?L5\immc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400wti,omap2-iommuH mmu_isp[ammu@5d000000wti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokay[ a mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+00+,[anand@0,0ti,omap2-nand$micron,mt29c4g96maz  3BTbch8du,,",(6@ RR+(=+partition@0USPLpartition@80000UU-Bootpartition@1c0000 UEnvironment$partition@280000UKernel(partition@780000 UFilesystemusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs[fn w usb2-phy2dss@48050000 ti,omap3-dssHok dss_corefck+CdefaultQdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfcktv_dac_clkportendpoint[assi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx CDssi-port@4805b000ti,omap3-ssi-portHHtxrx EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+&CdefaultQpinmux_hsusb2_2_pins0iPRT V X Z [apinmux_w3cbw003c_2_pinsi@[apinmux_led_pinsiJL[apinmux_button_pinsiN<[aisp@480bc000 ti,omap3-ispH H } ports+bandgap@48002524H%$ti,omap36xx-bandgap memory@0umemorypwmleds pwm-ledsoveroUovero:blue:COM ( w5 -