8( hQincostartec,omap3-lilly-dbb056incostartec,omap3-lilly-a83xti,omap36xxti,omap3 +"7INCOstartec LILLY-DBB056 (DM3730)chosenA=console=ttyO0,115200n8 vt.global_cursor_default=0 consoleblank=0aliasesF/ocp@68000000/i2c@48070000K/ocp@68000000/i2c@48072000P/ocp@68000000/i2c@48060000U/ocp@68000000/serial@4806a000]/ocp@68000000/serial@4806c000e/ocp@68000000/serial@49020000m/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8ucpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+&CdefaultQpinmux_uart1_pins [LNPRoupinmux_uart2_pins[@Boupinmux_uart3_pins[npoupinmux_i2c1_pins[oupinmux_i2c2_pins[oupinmux_i2c3_pins[oupinmux_hsusb1_pins[oupinmux_hsusb_otg_pins`[rtvxz|~o u pinmux_mmc1_pins0[oupinmux_spi2_pins [oupinmux_twl4030_pins[Aoupinmux_lan9117_pins[o u pinmux_gpio4_pins[oupinmux_gpio5_pins[\oupinmux_lcd_pins[oupinmux_mmc2_pins`[(*,.02468:jloupinmux_spi1_pins [ouscm_conf@270sysconsimple-busp0+ p0oupbias_regulator@2b0ti,pbias-omap3ti,pbias-omap}pbias_mmc_omap2430pbias_mmc_omap2430w@-ouclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhoumcbsp5_fckti,composite-clockoumcbsp1_mux_fck@4ti,composite-mux-clocko u mcbsp1_fckti,composite-clock oumcbsp2_mux_fck@4ti,composite-mux-clock o u mcbsp2_fckti,composite-clock oumcbsp3_mux_fck@68ti,composite-mux-clock houmcbsp3_fckti,composite-clockoumcbsp4_mux_fck@68ti,composite-mux-clock houmcbsp4_fckti,composite-clockouclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+&Cdefaultpinmux_lan9221_pins[Zoupinmux_tsc2048_pins[oupinmux_mmc1cd_pins[Voupinmux_twl4030_vpins [ouaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYouosc_sys_ck@d40 ti,mux-clock @ousys_ck@1270ti,divider-clockpousys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock)dpll3_m2x2_ckfixed-factor-clock)oudpll4_x2_ckfixed-factor-clock)corex2_fckfixed-factor-clock)ouwkup_l4_ickfixed-factor-clock)oNuNcorex2_d3_fckfixed-factor-clock)oucorex2_d5_fckfixed-factor-clock)ouclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clocko@u@virt_12m_ck fixed-clockouvirt_13m_ck fixed-clock]@ouvirt_19200000_ck fixed-clock$ouvirt_26000000_ck fixed-clockouvirt_38_4m_ck fixed-clockIoudpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0oudpll4_m2_ck@d48ti,divider-clock? Ho u dpll4_m2x2_mul_ckfixed-factor-clock )o!u!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! 3o"u"omap_96m_alwon_fckfixed-factor-clock")o)u)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0oudpll3_m3_ck@1140ti,divider-clock@o#u#dpll3_m3x2_mul_ckfixed-factor-clock#)o$u$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  3o%u%emu_core_alwon_ckfixed-factor-clock%)obubsys_altclk fixed-clocko.u.mcbsp_clks fixed-clockoudpll3_m2_ck@d40ti,divider-clock @oucore_ckfixed-factor-clock)o&u&dpll1_fck@940ti,divider-clock& @o'u'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4oudpll1_x2_ckfixed-factor-clock)o(u(dpll1_x2m2_ck@944ti,divider-clock( Do<u<cm_96m_fckfixed-factor-clock))o*u*omap_96m_fck@d40 ti,mux-clock* @oEuEdpll4_m3_ck@e40ti,divider-clock @o+u+dpll4_m3x2_mul_ckfixed-factor-clock+)o,u,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, 3o-u-omap_54m_fck@d40 ti,mux-clock-. @o8u8cm_96m_d2_fckfixed-factor-clock*)o/u/omap_48m_fck@d40 ti,mux-clock/. @o0u0omap_12m_fckfixed-factor-clock0)oGuGdpll4_m4_ck@e40ti,divider-clock @o1u1dpll4_m4x2_mul_ckti,fixed-factor-clock1IWdo2u2dpll4_m4x2_ck@d00ti,gate-clock2 3doudpll4_m5_ck@f40ti,divider-clock?@o3u3dpll4_m5x2_mul_ckti,fixed-factor-clock3IWdo4u4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 3dojujdpll4_m6_ck@1140ti,divider-clock?@o5u5dpll4_m6x2_mul_ckfixed-factor-clock5)o6u6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 3o7u7emu_per_alwon_ckfixed-factor-clock7)ocucclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& po9u9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 po:u:clkout2_src_ckti,composite-clock9:o;u;sys_clkout2@d70ti,divider-clock;@ pwmpu_ckfixed-factor-clock<)o=u=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=)odudl3_ick@a40ti,divider-clock& @o>u>l4_ick@a40ti,divider-clock> @o?u?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  oAuAgpt10_mux_fck@a40ti,composite-mux-clock@ @oBuBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  oCuCgpt11_mux_fck@a40ti,composite-mux-clock@ @oDuDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE)oummchs2_fck@a00ti,wait-gate-clock oummchs1_fck@a00ti,wait-gate-clock oui2c3_fck@a00ti,wait-gate-clock oui2c2_fck@a00ti,wait-gate-clock oui2c1_fck@a00ti,wait-gate-clock oumcbsp5_gate_fck@a00ti,composite-gate-clock  oumcbsp1_gate_fck@a00ti,composite-gate-clock  o u core_48m_fckfixed-factor-clock0)oFuFmcspi4_fck@a00ti,wait-gate-clockF oumcspi3_fck@a00ti,wait-gate-clockF oumcspi2_fck@a00ti,wait-gate-clockF oumcspi1_fck@a00ti,wait-gate-clockF ouuart2_fck@a00ti,wait-gate-clockF ouuart1_fck@a00ti,wait-gate-clockF  oucore_12m_fckfixed-factor-clockG)oHuHhdq_fck@a00ti,wait-gate-clockH oucore_l3_ickfixed-factor-clock>)oIuIsdrc_ick@a10ti,wait-gate-clockI ougpmc_fckfixed-factor-clockI)core_l4_ickfixed-factor-clock?)oJuJmmchs2_ick@a10ti,omap3-interface-clockJ oummchs1_ick@a10ti,omap3-interface-clockJ ouhdq_ick@a10ti,omap3-interface-clockJ oumcspi4_ick@a10ti,omap3-interface-clockJ oumcspi3_ick@a10ti,omap3-interface-clockJ oumcspi2_ick@a10ti,omap3-interface-clockJ oumcspi1_ick@a10ti,omap3-interface-clockJ oui2c3_ick@a10ti,omap3-interface-clockJ oui2c2_ick@a10ti,omap3-interface-clockJ oui2c1_ick@a10ti,omap3-interface-clockJ ouuart2_ick@a10ti,omap3-interface-clockJ ouuart1_ick@a10ti,omap3-interface-clockJ  ougpt11_ick@a10ti,omap3-interface-clockJ  ougpt10_ick@a10ti,omap3-interface-clockJ  oumcbsp5_ick@a10ti,omap3-interface-clockJ  oumcbsp1_ick@a10ti,omap3-interface-clockJ  ouomapctrl_ick@a10ti,omap3-interface-clockJ oudss_tv_fck@e00ti,gate-clock8oudss_96m_fck@e00ti,gate-clockEoudss2_alwon_fck@e00ti,gate-clockoudummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock oKuKgpt1_mux_fck@c40ti,composite-mux-clock@ @oLuLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ ouwkup_32k_fckfixed-factor-clock@)oMuMgpio1_dbck@c00ti,gate-clockM ousha12_ick@a10ti,omap3-interface-clockJ ouwdt2_fck@c00ti,wait-gate-clockM ouwdt2_ick@c10ti,omap3-interface-clockN ouwdt1_ick@c10ti,omap3-interface-clockN ougpio1_ick@c10ti,omap3-interface-clockN ouomap_32ksync_ick@c10ti,omap3-interface-clockN ougpt12_ick@c10ti,omap3-interface-clockN ougpt1_ick@c10ti,omap3-interface-clockN ouper_96m_fckfixed-factor-clock))o u per_48m_fckfixed-factor-clock0)oOuOuart3_fck@1000ti,wait-gate-clockO ougpt2_gate_fck@1000ti,composite-gate-clockoPuPgpt2_mux_fck@1040ti,composite-mux-clock@@oQuQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockoRuRgpt3_mux_fck@1040ti,composite-mux-clock@@oSuSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockoTuTgpt4_mux_fck@1040ti,composite-mux-clock@@oUuUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockoVuVgpt5_mux_fck@1040ti,composite-mux-clock@@oWuWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockoXuXgpt6_mux_fck@1040ti,composite-mux-clock@@oYuYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockoZuZgpt7_mux_fck@1040ti,composite-mux-clock@@o[u[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock o\u\gpt8_mux_fck@1040ti,composite-mux-clock@@o]u]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock o^u^gpt9_mux_fck@1040ti,composite-mux-clock@@o_u_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@)o`u`gpio6_dbck@1000ti,gate-clock`ougpio5_dbck@1000ti,gate-clock`ougpio4_dbck@1000ti,gate-clock`ougpio3_dbck@1000ti,gate-clock`ougpio2_dbck@1000ti,gate-clock` ouwdt3_fck@1000ti,wait-gate-clock` ouper_l4_ickfixed-factor-clock?)oauagpio6_ick@1010ti,omap3-interface-clockaougpio5_ick@1010ti,omap3-interface-clockaougpio4_ick@1010ti,omap3-interface-clockaougpio3_ick@1010ti,omap3-interface-clockaougpio2_ick@1010ti,omap3-interface-clocka ouwdt3_ick@1010ti,omap3-interface-clocka ouuart3_ick@1010ti,omap3-interface-clocka ouuart4_ick@1010ti,omap3-interface-clockaougpt9_ick@1010ti,omap3-interface-clocka ougpt8_ick@1010ti,omap3-interface-clocka ougpt7_ick@1010ti,omap3-interface-clockaougpt6_ick@1010ti,omap3-interface-clockaougpt5_ick@1010ti,omap3-interface-clockaougpt4_ick@1010ti,omap3-interface-clockaougpt3_ick@1010ti,omap3-interface-clockaougpt2_ick@1010ti,omap3-interface-clockaoumcbsp2_ick@1010ti,omap3-interface-clockaoumcbsp3_ick@1010ti,omap3-interface-clockaoumcbsp4_ick@1010ti,omap3-interface-clockaoumcbsp2_gate_fck@1000ti,composite-gate-clocko u mcbsp3_gate_fck@1000ti,composite-gate-clockoumcbsp4_gate_fck@1000ti,composite-gate-clockouemu_src_mux_ck@1140 ti,mux-clockbcd@oeueemu_src_ckti,clkdm-gate-clockeofufpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@ogugtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockohuhgpt12_fckfixed-factor-clockh)wdt1_fckfixed-factor-clockh)security_l4_ick2fixed-factor-clock?)oiuiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjdcam_ick@f10!ti,omap3-no-wait-interface-clock?oucsi2_96m_fck@f00ti,gate-clockousecurity_l3_ickfixed-factor-clock>)okukpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?)orursr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock?)dpll2_fck@40ti,divider-clock&@oluldpll2_ck@4ti,omap3-dpll-clockl$@4omumdpll2_m2_ck@44ti,divider-clockmDonuniva2_ck@0ti,wait-gate-clocknoumodem_fck@a00ti,omap3-interface-clock ousad2d_ick@a10ti,omap3-interface-clock> oumad2d_ick@a18ti,omap3-interface-clock> oumspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock oouossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$opupssi_ssr_fck_3430es2ti,composite-clockopoquqssi_sst_fck_3430es2fixed-factor-clockq)o u hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI oussi_ick_3430es2@a10ti,omap3-ssi-interface-clockr o u usim_gate_fck@c00ti,composite-gate-clockE  o}u}sys_d2_ckfixed-factor-clock)otutomap_96m_d2_fckfixed-factor-clockE)ouuuomap_96m_d4_fckfixed-factor-clockE)ovuvomap_96m_d8_fckfixed-factor-clockE)owuwomap_96m_d10_fckfixed-factor-clockE) oxuxdpll5_m2_d4_ckfixed-factor-clocks)oyuydpll5_m2_d8_ckfixed-factor-clocks)ozuzdpll5_m2_d16_ckfixed-factor-clocks)o{u{dpll5_m2_d20_ckfixed-factor-clocks)o|u|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @o~u~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  oudpll5_ck@d04ti,omap3-dpll-clock  $ L 4oudpll5_m2_ck@d50ti,divider-clock Posussgx_gate_fck@b00ti,composite-gate-clock& oucore_d3_ckfixed-factor-clock&)oucore_d4_ckfixed-factor-clock&)oucore_d6_ckfixed-factor-clock&)ouomap_192m_alwon_fckfixed-factor-clock")oucore_d2_ckfixed-factor-clock&)ousgx_mux_fck@b40ti,composite-mux-clock * @ousgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> oucpefuse_fck@a08ti,gate-clock outs_fck@a08ti,gate-clock@ ouusbtll_fck@a08ti,wait-gate-clocks ouusbtll_ick@a18ti,omap3-interface-clockJ oummchs3_ick@a10ti,omap3-interface-clockJ oummchs3_fck@a00ti,wait-gate-clock oudss1_alwon_fck_3430es2@e00ti,dss-gate-clockdoudss_ick_3430es2@e10ti,omap3-dss-interface-clock?ouusbhost_120m_fck@1400ti,gate-clocksouusbhost_48m_fck@1400ti,dss-gate-clock0ouusbhost_ick@1410ti,omap3-dss-interface-clock?ouuart4_fck@1000ti,wait-gate-clockOouclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH oudma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `ougpio@48310000ti,omap3-gpioH1gpio1CdefaultQougpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4CdefaultQougpio@49056000ti,omap3-gpioI`!gpio5CdefaultQougpio@49058000ti,omap3-gpioI"gpio6CdefaultQouserial@4806a000ti,omap3-uartH H12txrxuart1lCdefaultQserial@4806c000ti,omap3-uartHI34txrxuart2lCdefaultQserial@49020000ti,omap3-uartIJ56txrxuart3lCdefaultQi2c@48070000 ti,omap3-i2cH8txrx+i2c1'@CdefaultQtwl@48H  ti,twl4030CdefaultQaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci .watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2**<regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' <regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0<ouregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5ouregulator-vusb1v8ti,twl4030-vusb1v8ouregulator-vusb3v1ti,twl4030-vusb3v1ouregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiotwl4030-usbti,twl4030-usb P^lzo u pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcregulator-vdd2<i2c@48072000 ti,omap3-i2cH 9txrx+i2c2'@CdefaultQi2c@48060000 ti,omap3-i2cH=txrx+i2c3'@CdefaultQgpio@20 mcp,mcp23017 mailbox@48094000ti,omap3-mailboxmailboxH @dsp   spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3"okayCdefaultQspi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1"okayCdefaultQtsc2046@0 ti,tsc2046 )B@ ;HCdefaultQS,\ eXnwPspi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx CdefaultQmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx"okay  %CdefaultQmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx "disabledmmu@480bd400.ti,omap2-iommuH mmu_isp;oummu@5d000000.ti,omap2-iommu]mmu_iva "disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@Kmpu ;< Ucommontxrxemcbsp1 txrxfck "disabledmcbsp@49022000ti,omap3-mcbspI I Kmpusidetone>?Ucommontxrxsidetoneemcbsp2mcbsp2_sidetone!"txrxfckick"okayoumcbsp@49024000ti,omap3-mcbspI@I KmpusidetoneYZUcommontxrxsidetoneemcbsp3mcbsp3_sidetonetxrxfckick "disabledmcbsp@49026000ti,omap3-mcbspI`Kmpu 67 Ucommontxrxemcbsp4txrxfck "disabledmcbsp@48096000ti,omap3-mcbspH `Kmpu QR Ucommontxrxemcbsp5txrxfck "disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1ttimer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12tusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+CdefaultQ ehci-phyohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+00 ounand@0,0ti,omap2-nand  bch8(6N`nddddKKdd#<2Lc}2K+partition@0MLOpartition@0x80000u-bootpartition@0x260000u-boot-environment&partition@0x280000kernel(Ppartition@0x780000 filesystemxethernet@7,0smsc,lan9221smsc,lan9115` n<<   < <dd#22L}KKc   CdefaultQmiiethernet@4,0smsc,lan9117smsc,lan9115` nAA   A Add#<2L}KKc   CdefaultQ mii usb_otg_hs@480ab000ti,omap3-musbH \]Umcdma usb_otg_hs8CK CdefaultQ Tc   kusb2-phy~u2dss@48050000 ti,omap3-dssH "disabled dss_corefck+dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H Kprotophypll "disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH "disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  "disabled dss_vencfcktv_dac_clkssi-controller@48058000 ti,omap3-ssissi"okHHKsysgddGUgdd_mpu+ q   ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHKtxrx CDssi-port@4805b000ti,omap3-ssi-portHHKtxrx EFserial@49042000ti,omap3-uartI PQRtxrxuart4l "disabledregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hKbase-addressint-address{`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+&Cdefaultpinmux_hsusb1_2_pins`[8:<>@BDFHJLNoupinmux_gpio1_pins[Z ouisp@480bc000 ti,omap3-ispH H }ports+bandgap@48002524H%$ti,omap36xx-bandgapmemory@80000000umemoryleds gpio-ledsled1lilly-a83x::led1  default-onsoundti,omap-twl4030 lilly-a83x vcc3regulator-fixedVCC32Z2Z<ouhsusb1_phyusb-nop-xceivHou compatibleinterrupt-parent#address-cells#size-cellsmodelbootargsi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csstatusspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourceti,dual-voltpbias-supplycd-gpioscd-invertedvmmc-supplybus-widthcap-sdio-irqcap-sd-highspeedcap-mmc-highspeedwp-gpios#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securenum-portsport1-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,mux-add-datagpmc,device-widthgpmc,wait-pingpmc,wait-monitoring-nsgpmc,burst-lengthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nslabelbank-widthgpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthphy-modesmsc,force-internal-phymultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellslinux,default-triggerti,modelti,mcbsp