8L(j timll,omap3-devkit8000ti,omap3 +7TimLL OMAP3 Devkit8000chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/connector0 m/connector1cpus+cpu@0arm,cortex-a8vcpucpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+ 'pinmux_twl4030_pinsDAX^pinmux_dss_dpi_pinsDX^scm_conf@270sysconsimple-busp0+ p0X^pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapfpbias_mmc_omap2430mpbias_mmc_omap2430|w@-X^clocks+mcbsp5_mux_fck@68ti,composite-mux-clockhX^mcbsp5_fckti,composite-clockX^mcbsp1_mux_fck@4ti,composite-mux-clockX ^ mcbsp1_fckti,composite-clock X^mcbsp2_mux_fck@4ti,composite-mux-clock X ^ mcbsp2_fckti,composite-clock X^mcbsp3_mux_fck@68ti,composite-mux-clock hX^mcbsp3_fckti,composite-clock X^mcbsp4_mux_fck@68ti,composite-mux-clock hX^mcbsp4_fckti,composite-clockX^clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+ 'pinmux_twl4030_vpins DX^aes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYX^osc_sys_ck@d40 ti,mux-clock @X^sys_ck@1270ti,divider-clockpX^sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clockdpll3_m2x2_ckfixed-factor-clockX^dpll4_x2_ckfixed-factor-clockcorex2_fckfixed-factor-clockX^wkup_l4_ickfixed-factor-clockXM^Mcorex2_d3_fckfixed-factor-clockX^corex2_d5_fckfixed-factor-clockX^clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockX?^?virt_12m_ck fixed-clockX^virt_13m_ck fixed-clock]@X^virt_19200000_ck fixed-clock$X^virt_26000000_ck fixed-clockX^virt_38_4m_ck fixed-clockIX^dpll4_ck@d00ti,omap3-dpll-per-clock D 0X^dpll4_m2_ck@d48ti,divider-clock? HX^dpll4_m2x2_mul_ckfixed-factor-clockX ^ dpll4_m2x2_ck@d00ti,gate-clock  X!^!omap_96m_alwon_fckfixed-factor-clock!X(^(dpll3_ck@d00ti,omap3-dpll-core-clock @ 0X^dpll3_m3_ck@1140ti,divider-clock@X"^"dpll3_m3x2_mul_ckfixed-factor-clock"X#^#dpll3_m3x2_ck@d00ti,gate-clock#  X$^$emu_core_alwon_ckfixed-factor-clock$Xa^asys_altclk fixed-clockX-^-mcbsp_clks fixed-clockX^dpll3_m2_ck@d40ti,divider-clock @X^core_ckfixed-factor-clockX%^%dpll1_fck@940ti,divider-clock% @X&^&dpll1_ck@904ti,omap3-dpll-clock&  $ @ 4X^dpll1_x2_ckfixed-factor-clockX'^'dpll1_x2m2_ck@944ti,divider-clock' DX;^;cm_96m_fckfixed-factor-clock(X)^)omap_96m_fck@d40 ti,mux-clock) @XD^Ddpll4_m3_ck@e40ti,divider-clock @X*^*dpll4_m3x2_mul_ckfixed-factor-clock*X+^+dpll4_m3x2_ck@d00ti,gate-clock+ X,^,omap_54m_fck@d40 ti,mux-clock,- @X7^7cm_96m_d2_fckfixed-factor-clock)X.^.omap_48m_fck@d40 ti,mux-clock.- @X/^/omap_12m_fckfixed-factor-clock/XF^Fdpll4_m4_ck@e40ti,divider-clock @X0^0dpll4_m4x2_mul_ckti,fixed-factor-clock02@MX1^1dpll4_m4x2_ck@d00ti,gate-clock1 MX^dpll4_m5_ck@f40ti,divider-clock?@X2^2dpll4_m5x2_mul_ckti,fixed-factor-clock22@MX3^3dpll4_m5x2_ck@d00ti,gate-clock3 MXi^idpll4_m6_ck@1140ti,divider-clock?@X4^4dpll4_m6x2_mul_ckfixed-factor-clock4X5^5dpll4_m6x2_ck@d00ti,gate-clock5 X6^6emu_per_alwon_ckfixed-factor-clock6Xb^bclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock% pX8^8clkout2_src_mux_ck@d70ti,composite-mux-clock%)7 pX9^9clkout2_src_ckti,composite-clock89X:^:sys_clkout2@d70ti,divider-clock:@ p`mpu_ckfixed-factor-clock;X<^<arm_fck@924ti,divider-clock< $emu_mpu_alwon_ckfixed-factor-clock<Xc^cl3_ick@a40ti,divider-clock% @X=^=l4_ick@a40ti,divider-clock= @X>^>rm_ick@c40ti,divider-clock> @gpt10_gate_fck@a00ti,composite-gate-clock  X@^@gpt10_mux_fck@a40ti,composite-mux-clock? @XA^Agpt10_fckti,composite-clock@Agpt11_gate_fck@a00ti,composite-gate-clock  XB^Bgpt11_mux_fck@a40ti,composite-mux-clock? @XC^Cgpt11_fckti,composite-clockBCcore_96m_fckfixed-factor-clockDX^mmchs2_fck@a00ti,wait-gate-clock X^mmchs1_fck@a00ti,wait-gate-clock X^i2c3_fck@a00ti,wait-gate-clock X^i2c2_fck@a00ti,wait-gate-clock X^i2c1_fck@a00ti,wait-gate-clock X^mcbsp5_gate_fck@a00ti,composite-gate-clock  X^mcbsp1_gate_fck@a00ti,composite-gate-clock  X^core_48m_fckfixed-factor-clock/XE^Emcspi4_fck@a00ti,wait-gate-clockE X^mcspi3_fck@a00ti,wait-gate-clockE X^mcspi2_fck@a00ti,wait-gate-clockE X^mcspi1_fck@a00ti,wait-gate-clockE X^uart2_fck@a00ti,wait-gate-clockE X^uart1_fck@a00ti,wait-gate-clockE  X^core_12m_fckfixed-factor-clockFXG^Ghdq_fck@a00ti,wait-gate-clockG X^core_l3_ickfixed-factor-clock=XH^Hsdrc_ick@a10ti,wait-gate-clockH X^gpmc_fckfixed-factor-clockHcore_l4_ickfixed-factor-clock>XI^Immchs2_ick@a10ti,omap3-interface-clockI X^mmchs1_ick@a10ti,omap3-interface-clockI X^hdq_ick@a10ti,omap3-interface-clockI X^mcspi4_ick@a10ti,omap3-interface-clockI X^mcspi3_ick@a10ti,omap3-interface-clockI X^mcspi2_ick@a10ti,omap3-interface-clockI X^mcspi1_ick@a10ti,omap3-interface-clockI X^i2c3_ick@a10ti,omap3-interface-clockI X^i2c2_ick@a10ti,omap3-interface-clockI X^i2c1_ick@a10ti,omap3-interface-clockI X^uart2_ick@a10ti,omap3-interface-clockI X^uart1_ick@a10ti,omap3-interface-clockI  X^gpt11_ick@a10ti,omap3-interface-clockI  X^gpt10_ick@a10ti,omap3-interface-clockI  X^mcbsp5_ick@a10ti,omap3-interface-clockI  X^mcbsp1_ick@a10ti,omap3-interface-clockI  X^omapctrl_ick@a10ti,omap3-interface-clockI X^dss_tv_fck@e00ti,gate-clock7X^dss_96m_fck@e00ti,gate-clockDX^dss2_alwon_fck@e00ti,gate-clockX^dummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock XJ^Jgpt1_mux_fck@c40ti,composite-mux-clock? @XK^Kgpt1_fckti,composite-clockJKaes2_ick@a10ti,omap3-interface-clockI X^wkup_32k_fckfixed-factor-clock?XL^Lgpio1_dbck@c00ti,gate-clockL X^sha12_ick@a10ti,omap3-interface-clockI X^wdt2_fck@c00ti,wait-gate-clockL X^wdt2_ick@c10ti,omap3-interface-clockM X^wdt1_ick@c10ti,omap3-interface-clockM X^gpio1_ick@c10ti,omap3-interface-clockM X^omap_32ksync_ick@c10ti,omap3-interface-clockM X^gpt12_ick@c10ti,omap3-interface-clockM X^gpt1_ick@c10ti,omap3-interface-clockM X^per_96m_fckfixed-factor-clock(X ^ per_48m_fckfixed-factor-clock/XN^Nuart3_fck@1000ti,wait-gate-clockN X^gpt2_gate_fck@1000ti,composite-gate-clockXO^Ogpt2_mux_fck@1040ti,composite-mux-clock?@XP^Pgpt2_fckti,composite-clockOPgpt3_gate_fck@1000ti,composite-gate-clockXQ^Qgpt3_mux_fck@1040ti,composite-mux-clock?@XR^Rgpt3_fckti,composite-clockQRgpt4_gate_fck@1000ti,composite-gate-clockXS^Sgpt4_mux_fck@1040ti,composite-mux-clock?@XT^Tgpt4_fckti,composite-clockSTgpt5_gate_fck@1000ti,composite-gate-clockXU^Ugpt5_mux_fck@1040ti,composite-mux-clock?@XV^Vgpt5_fckti,composite-clockUVgpt6_gate_fck@1000ti,composite-gate-clockXW^Wgpt6_mux_fck@1040ti,composite-mux-clock?@XX^Xgpt6_fckti,composite-clockWXgpt7_gate_fck@1000ti,composite-gate-clockXY^Ygpt7_mux_fck@1040ti,composite-mux-clock?@XZ^Zgpt7_fckti,composite-clockYZgpt8_gate_fck@1000ti,composite-gate-clock X[^[gpt8_mux_fck@1040ti,composite-mux-clock?@X\^\gpt8_fckti,composite-clock[\gpt9_gate_fck@1000ti,composite-gate-clock X]^]gpt9_mux_fck@1040ti,composite-mux-clock?@X^^^gpt9_fckti,composite-clock]^per_32k_alwon_fckfixed-factor-clock?X_^_gpio6_dbck@1000ti,gate-clock_X^gpio5_dbck@1000ti,gate-clock_X^gpio4_dbck@1000ti,gate-clock_X^gpio3_dbck@1000ti,gate-clock_X^gpio2_dbck@1000ti,gate-clock_ X^wdt3_fck@1000ti,wait-gate-clock_ X^per_l4_ickfixed-factor-clock>X`^`gpio6_ick@1010ti,omap3-interface-clock`X^gpio5_ick@1010ti,omap3-interface-clock`X^gpio4_ick@1010ti,omap3-interface-clock`X^gpio3_ick@1010ti,omap3-interface-clock`X^gpio2_ick@1010ti,omap3-interface-clock` X^wdt3_ick@1010ti,omap3-interface-clock` X^uart3_ick@1010ti,omap3-interface-clock` X^uart4_ick@1010ti,omap3-interface-clock`X^gpt9_ick@1010ti,omap3-interface-clock` X^gpt8_ick@1010ti,omap3-interface-clock` X^gpt7_ick@1010ti,omap3-interface-clock`X^gpt6_ick@1010ti,omap3-interface-clock`X^gpt5_ick@1010ti,omap3-interface-clock`X^gpt4_ick@1010ti,omap3-interface-clock`X^gpt3_ick@1010ti,omap3-interface-clock`X^gpt2_ick@1010ti,omap3-interface-clock`X^mcbsp2_ick@1010ti,omap3-interface-clock`X^mcbsp3_ick@1010ti,omap3-interface-clock`X^mcbsp4_ick@1010ti,omap3-interface-clock`X^mcbsp2_gate_fck@1000ti,composite-gate-clockX ^ mcbsp3_gate_fck@1000ti,composite-gate-clockX ^ mcbsp4_gate_fck@1000ti,composite-gate-clockX^emu_src_mux_ck@1140 ti,mux-clockabc@Xd^demu_src_ckti,clkdm-gate-clockdXe^epclk_fck@1140ti,divider-clocke@pclkx2_fck@1140ti,divider-clocke@atclk_fck@1140ti,divider-clocke@traceclk_src_fck@1140 ti,mux-clockabc@Xf^ftraceclk_fck@1140ti,divider-clockf @secure_32k_fck fixed-clockXg^ggpt12_fckfixed-factor-clockgwdt1_fckfixed-factor-clockgsecurity_l4_ick2fixed-factor-clock>Xh^haes1_ick@a14ti,omap3-interface-clockh rng_ick@a14ti,omap3-interface-clockh sha11_ick@a14ti,omap3-interface-clockh des1_ick@a14ti,omap3-interface-clockh cam_mclk@f00ti,gate-clockiMcam_ick@f10!ti,omap3-no-wait-interface-clock>X^csi2_96m_fck@f00ti,gate-clockX^security_l3_ickfixed-factor-clock=Xj^jpka_ick@a14ti,omap3-interface-clockj icr_ick@a10ti,omap3-interface-clockI des2_ick@a10ti,omap3-interface-clockI mspro_ick@a10ti,omap3-interface-clockI mailboxes_ick@a10ti,omap3-interface-clockI ssi_l4_ickfixed-factor-clock>Xq^qsr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock>dpll2_fck@40ti,divider-clock%@Xk^kdpll2_ck@4ti,omap3-dpll-clockk$@4vXl^ldpll2_m2_ck@44ti,divider-clocklDXm^miva2_ck@0ti,wait-gate-clockmX^modem_fck@a00ti,omap3-interface-clock X^sad2d_ick@a10ti,omap3-interface-clock= X^mad2d_ick@a18ti,omap3-interface-clock= X^mspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock Xn^nssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$Xo^ossi_ssr_fck_3430es2ti,composite-clocknoXp^pssi_sst_fck_3430es2fixed-factor-clockpX^hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockH X^ssi_ick_3430es2@a10ti,omap3-ssi-interface-clockq X^usim_gate_fck@c00ti,composite-gate-clockD  X|^|sys_d2_ckfixed-factor-clockXs^somap_96m_d2_fckfixed-factor-clockDXt^tomap_96m_d4_fckfixed-factor-clockDXu^uomap_96m_d8_fckfixed-factor-clockDXv^vomap_96m_d10_fckfixed-factor-clockD Xw^wdpll5_m2_d4_ckfixed-factor-clockrXx^xdpll5_m2_d8_ckfixed-factor-clockrXy^ydpll5_m2_d16_ckfixed-factor-clockrXz^zdpll5_m2_d20_ckfixed-factor-clockrX{^{usim_mux_fck@c40ti,composite-mux-clock(stuvwxyz{ @X}^}usim_fckti,composite-clock|}usim_ick@c10ti,omap3-interface-clockM  X^dpll5_ck@d04ti,omap3-dpll-clock  $ L 4vX~^~dpll5_m2_ck@d50ti,divider-clock~ PXr^rsgx_gate_fck@b00ti,composite-gate-clock% X^core_d3_ckfixed-factor-clock%X^core_d4_ckfixed-factor-clock%X^core_d6_ckfixed-factor-clock%X^omap_192m_alwon_fckfixed-factor-clock!X^core_d2_ckfixed-factor-clock%X^sgx_mux_fck@b40ti,composite-mux-clock ) @X^sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock= X^cpefuse_fck@a08ti,gate-clock X^ts_fck@a08ti,gate-clock? X^usbtll_fck@a08ti,wait-gate-clockr X^usbtll_ick@a18ti,omap3-interface-clockI X^mmchs3_ick@a10ti,omap3-interface-clockI X^mmchs3_fck@a00ti,wait-gate-clock X^dss1_alwon_fck_3430es2@e00ti,dss-gate-clockMX^dss_ick_3430es2@e10ti,omap3-dss-interface-clock>X^usbhost_120m_fck@1400ti,gate-clockrX^usbhost_48m_fck@1400ti,dss-gate-clock/X^usbhost_ick@1410ti,omap3-dss-interface-clock>X^clockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainedpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainld2d_clkdmti,clockdomain dpll5_clkdmti,clockdomain~sgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH X^dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `X^gpio@48310000ti,omap3-gpioH1gpio1X^gpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5gpio@49058000ti,omap3-gpioI"gpio6X^serial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lserial@49020000ti,omap3-uartIJ56txrxuart3li2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H ti,twl4030default%audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci /watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1| ' regulator-vdacti,twl4030-vdac|w@w@X^regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1|:0X^regulator-vmmc2ti,twl4030-vmmc2|:0regulator-vusb1v5ti,twl4030-vusb1v5X^regulator-vusb1v8ti,twl4030-vusb1v8X^regulator-vusb3v1ti,twl4030-vusb3v1X^regulator-vpll1ti,twl4030-vpll1 mvdds_dsi|w@w@X^regulator-vpll2ti,twl4030-vpll2|w@w@regulator-vsimti,twl4030-vsim|w@-X^gpioti,twl4030-gpio=IX^twl4030-usbti,twl4030-usb Vdrpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadD?  @A Bsrmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrx+i2c2X^i2c@48060000 ti,omap3-i2cH=txrx+i2c3 disabledmailbox@48094000ti,omap3-mailboxmailboxH @dsp  #spi@48098000ti,omap2-mcspiH A+mcspi1.@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2. +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3. tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4.FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1<=>txrxIVbrmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx disabledmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400|ti,omap2-iommuH mmu_ispX^mmu@5d000000|ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2 disabledmcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokayX^mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+,X^nand@0,0ti,omap2-nand  (:swJ[i,{,",(6@RR(#+x-loader@0 ;X-Loaderbootloaders@80000;U-Bootbootloaders_env@260000 ;U-Boot Env&kernel@280000;Kernel(@filesystem@680000 ;File Systemhethernet@0,0davicom,dm9000A L^(p~[i{066ZZ1#usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hsHS[ dss@48050000 ti,omap3-dssHok dss_corefck+default%dtdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH ok dss_vencfckportendpointX^portendpointX^ssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ p ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx CDssi-port@4805b000ti,omap3-ssi-portHHtxrx EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+ 'isp@480bc000 ti,omap3-ispH H |flports+bandgap@48002524H%$ti,omap34xx-bandgapmemory@80000000vmemoryleds gpio-ledsheartbeat;devkit8000::led1 on heartbeatmmc;devkit8000::led2 onnoneusr;devkit8000::led3 onusrpmu_stat;devkit8000::pmu_stat soundti,omap-twl4030  devkit8000IExt SpkPREDRIVELExt SpkPREDRIVERMAINMICMain MicMain MicMic Bias 1gpio_keys gpio-keysuser;user -8encoder0 ti,tfp410 Fports+port@0endpointX^port@1endpointX^connector0dvi-connector;dviV^portendpointX^connector1svideo-connector;tvportendpointX^ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display1display2device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyti,use-ledsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsstatus#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-width#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthdavicom,no-eepromgpmc,mux-add-datagpmc,wait-pingpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsmultipointnum-epsram-bitsvdds_dsi-supplyvdda_dac-supplyvdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsgpiosdefault-statelinux,default-triggerti,modelti,mcbspti,audio-routinglinux,codewakeup-sourcepowerdown-gpiosdigitalddc-i2c-bus