58( %-compulab,omap3-cm-t3530ti,omap34xxti,omap3 +7CompuLab CM-T3530chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busp + pinmux@30 ti,omap3-padconfpinctrl-singlep08+!pinmux_uart3_pins>npRXpinmux_mmc1_pins0>RXpinmux_green_led_pins>R X pinmux_dss_dpi_pins_common>RXpinmux_dss_dpi_pins_cm_t35x0>RXpinmux_ads7846_pins>RXpinmux_mcspi1_pins >RXpinmux_i2c1_pins>RXpinmux_mcbsp2_pins > RXpinmux_smsc1_pins>jRXpinmux_hsusb0_pins`>rtvxz|~RXpinmux_twl4030_pins>ARXpinmux_mmc2_pinsP>(*,.02468:RXscm_conf@270sysconsimple-buspp0+ p0RXpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapp`pbias_mmc_omap2430gpbias_mmc_omap2430vw@-RXclocks+mcbsp5_mux_fck@68ti,composite-mux-clocktphRXmcbsp5_fckti,composite-clocktRXmcbsp1_mux_fck@4ti,composite-mux-clocktpR X mcbsp1_fckti,composite-clockt RXmcbsp2_mux_fck@4ti,composite-mux-clockt pR X mcbsp2_fckti,composite-clockt RXmcbsp3_mux_fck@68ti,composite-mux-clockt phRXmcbsp3_fckti,composite-clocktRXmcbsp4_mux_fck@68ti,composite-mux-clockt phRXmcbsp4_fckti,composite-clocktRXclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+!pinmux_twl4030_vpins >RXaes@480c5000 ti,omap3-aesaespH PPABtxrxprm@48306000 ti,omap3-prmpH0`@ clocks+virt_16_8m_ck fixed-clockYRXosc_sys_ck@d40 ti,mux-clocktp @RXsys_ck@1270ti,divider-clocktppRXsys_clkout1@d70ti,gate-clocktp pdpll3_x2_ckfixed-factor-clockt dpll3_m2x2_ckfixed-factor-clockt RXdpll4_x2_ckfixed-factor-clockt corex2_fckfixed-factor-clockt RXwkup_l4_ickfixed-factor-clockt RNXNcorex2_d3_fckfixed-factor-clockt RXcorex2_d5_fckfixed-factor-clockt RXclockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockR@X@virt_12m_ck fixed-clockRXvirt_13m_ck fixed-clock]@RXvirt_19200000_ck fixed-clock$RXvirt_26000000_ck fixed-clockRXvirt_38_4m_ck fixed-clockIRXdpll4_ck@d00ti,omap3-dpll-per-clocktp D 0RXdpll4_m2_ck@d48ti,divider-clockt?p HR X dpll4_m2x2_mul_ckfixed-factor-clockt  R!X!dpll4_m2x2_ck@d00ti,gate-clockt!p R"X"omap_96m_alwon_fckfixed-factor-clockt" R)X)dpll3_ck@d00ti,omap3-dpll-core-clocktp @ 0RXdpll3_m3_ck@1140ti,divider-clocktp@R#X#dpll3_m3x2_mul_ckfixed-factor-clockt# R$X$dpll3_m3x2_ck@d00ti,gate-clockt$ p R%X%emu_core_alwon_ckfixed-factor-clockt% RbXbsys_altclk fixed-clockR.X.mcbsp_clks fixed-clockRXdpll3_m2_ck@d40ti,divider-clocktp @RXcore_ckfixed-factor-clockt R&X&dpll1_fck@940ti,divider-clockt&p @R'X'dpll1_ck@904ti,omap3-dpll-clockt'p  $ @ 4RXdpll1_x2_ckfixed-factor-clockt R(X(dpll1_x2m2_ck@944ti,divider-clockt(p DR<X<cm_96m_fckfixed-factor-clockt) R*X*omap_96m_fck@d40 ti,mux-clockt*p @REXEdpll4_m3_ck@e40ti,divider-clockt p@R+X+dpll4_m3x2_mul_ckfixed-factor-clockt+ R,X,dpll4_m3x2_ck@d00ti,gate-clockt,p R-X-omap_54m_fck@d40 ti,mux-clockt-.p @R8X8cm_96m_d2_fckfixed-factor-clockt* R/X/omap_48m_fck@d40 ti,mux-clockt/.p @R0X0omap_12m_fckfixed-factor-clockt0 RGXGdpll4_m4_ck@e40ti,divider-clockt p@R1X1dpll4_m4x2_mul_ckti,fixed-factor-clockt1,:GR2X2dpll4_m4x2_ck@d00ti,gate-clockt2p GRXdpll4_m5_ck@f40ti,divider-clockt?p@R3X3dpll4_m5x2_mul_ckti,fixed-factor-clockt3,:GR4X4dpll4_m5x2_ck@d00ti,gate-clockt4p GRjXjdpll4_m6_ck@1140ti,divider-clockt?p@R5X5dpll4_m6x2_mul_ckfixed-factor-clockt5 R6X6dpll4_m6x2_ck@d00ti,gate-clockt6p R7X7emu_per_alwon_ckfixed-factor-clockt7 RcXcclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clockt&p pR9X9clkout2_src_mux_ck@d70ti,composite-mux-clockt&*8p pR:X:clkout2_src_ckti,composite-clockt9:R;X;sys_clkout2@d70ti,divider-clockt;@p pZmpu_ckfixed-factor-clockt< R=X=arm_fck@924ti,divider-clockt=p $emu_mpu_alwon_ckfixed-factor-clockt= RdXdl3_ick@a40ti,divider-clockt&p @R>X>l4_ick@a40ti,divider-clockt>p @R?X?rm_ick@c40ti,divider-clockt?p @gpt10_gate_fck@a00ti,composite-gate-clockt p RAXAgpt10_mux_fck@a40ti,composite-mux-clockt@p @RBXBgpt10_fckti,composite-clocktABgpt11_gate_fck@a00ti,composite-gate-clockt p RCXCgpt11_mux_fck@a40ti,composite-mux-clockt@p @RDXDgpt11_fckti,composite-clocktCDcore_96m_fckfixed-factor-clocktE RXmmchs2_fck@a00ti,wait-gate-clocktp RXmmchs1_fck@a00ti,wait-gate-clocktp RXi2c3_fck@a00ti,wait-gate-clocktp RXi2c2_fck@a00ti,wait-gate-clocktp RXi2c1_fck@a00ti,wait-gate-clocktp RXmcbsp5_gate_fck@a00ti,composite-gate-clockt p RXmcbsp1_gate_fck@a00ti,composite-gate-clockt p R X core_48m_fckfixed-factor-clockt0 RFXFmcspi4_fck@a00ti,wait-gate-clocktFp RXmcspi3_fck@a00ti,wait-gate-clocktFp RXmcspi2_fck@a00ti,wait-gate-clocktFp RXmcspi1_fck@a00ti,wait-gate-clocktFp RXuart2_fck@a00ti,wait-gate-clocktFp RXuart1_fck@a00ti,wait-gate-clocktFp  RXcore_12m_fckfixed-factor-clocktG RHXHhdq_fck@a00ti,wait-gate-clocktHp RXcore_l3_ickfixed-factor-clockt> RIXIsdrc_ick@a10ti,wait-gate-clocktIp RXgpmc_fckfixed-factor-clocktI core_l4_ickfixed-factor-clockt? RJXJmmchs2_ick@a10ti,omap3-interface-clocktJp RXmmchs1_ick@a10ti,omap3-interface-clocktJp RXhdq_ick@a10ti,omap3-interface-clocktJp RXmcspi4_ick@a10ti,omap3-interface-clocktJp RXmcspi3_ick@a10ti,omap3-interface-clocktJp RXmcspi2_ick@a10ti,omap3-interface-clocktJp RXmcspi1_ick@a10ti,omap3-interface-clocktJp RXi2c3_ick@a10ti,omap3-interface-clocktJp RXi2c2_ick@a10ti,omap3-interface-clocktJp RXi2c1_ick@a10ti,omap3-interface-clocktJp RXuart2_ick@a10ti,omap3-interface-clocktJp RXuart1_ick@a10ti,omap3-interface-clocktJp  RXgpt11_ick@a10ti,omap3-interface-clocktJp  RXgpt10_ick@a10ti,omap3-interface-clocktJp  RXmcbsp5_ick@a10ti,omap3-interface-clocktJp  RXmcbsp1_ick@a10ti,omap3-interface-clocktJp  RXomapctrl_ick@a10ti,omap3-interface-clocktJp RXdss_tv_fck@e00ti,gate-clockt8pRXdss_96m_fck@e00ti,gate-clocktEpRXdss2_alwon_fck@e00ti,gate-clocktpRXdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clocktp RKXKgpt1_mux_fck@c40ti,composite-mux-clockt@p @RLXLgpt1_fckti,composite-clocktKLaes2_ick@a10ti,omap3-interface-clocktJp RXwkup_32k_fckfixed-factor-clockt@ RMXMgpio1_dbck@c00ti,gate-clocktMp RXsha12_ick@a10ti,omap3-interface-clocktJp RXwdt2_fck@c00ti,wait-gate-clocktMp RXwdt2_ick@c10ti,omap3-interface-clocktNp RXwdt1_ick@c10ti,omap3-interface-clocktNp RXgpio1_ick@c10ti,omap3-interface-clocktNp RXomap_32ksync_ick@c10ti,omap3-interface-clocktNp RXgpt12_ick@c10ti,omap3-interface-clocktNp RXgpt1_ick@c10ti,omap3-interface-clocktNp RXper_96m_fckfixed-factor-clockt) R X per_48m_fckfixed-factor-clockt0 ROXOuart3_fck@1000ti,wait-gate-clocktOp RXgpt2_gate_fck@1000ti,composite-gate-clocktpRPXPgpt2_mux_fck@1040ti,composite-mux-clockt@p@RQXQgpt2_fckti,composite-clocktPQgpt3_gate_fck@1000ti,composite-gate-clocktpRRXRgpt3_mux_fck@1040ti,composite-mux-clockt@p@RSXSgpt3_fckti,composite-clocktRSgpt4_gate_fck@1000ti,composite-gate-clocktpRTXTgpt4_mux_fck@1040ti,composite-mux-clockt@p@RUXUgpt4_fckti,composite-clocktTUgpt5_gate_fck@1000ti,composite-gate-clocktpRVXVgpt5_mux_fck@1040ti,composite-mux-clockt@p@RWXWgpt5_fckti,composite-clocktVWgpt6_gate_fck@1000ti,composite-gate-clocktpRXXXgpt6_mux_fck@1040ti,composite-mux-clockt@p@RYXYgpt6_fckti,composite-clocktXYgpt7_gate_fck@1000ti,composite-gate-clocktpRZXZgpt7_mux_fck@1040ti,composite-mux-clockt@p@R[X[gpt7_fckti,composite-clocktZ[gpt8_gate_fck@1000ti,composite-gate-clockt pR\X\gpt8_mux_fck@1040ti,composite-mux-clockt@p@R]X]gpt8_fckti,composite-clockt\]gpt9_gate_fck@1000ti,composite-gate-clockt pR^X^gpt9_mux_fck@1040ti,composite-mux-clockt@p@R_X_gpt9_fckti,composite-clockt^_per_32k_alwon_fckfixed-factor-clockt@ R`X`gpio6_dbck@1000ti,gate-clockt`pRXgpio5_dbck@1000ti,gate-clockt`pRXgpio4_dbck@1000ti,gate-clockt`pRXgpio3_dbck@1000ti,gate-clockt`pRXgpio2_dbck@1000ti,gate-clockt`p RXwdt3_fck@1000ti,wait-gate-clockt`p RXper_l4_ickfixed-factor-clockt? RaXagpio6_ick@1010ti,omap3-interface-clocktapRXgpio5_ick@1010ti,omap3-interface-clocktapRXgpio4_ick@1010ti,omap3-interface-clocktapRXgpio3_ick@1010ti,omap3-interface-clocktapRXgpio2_ick@1010ti,omap3-interface-clocktap RXwdt3_ick@1010ti,omap3-interface-clocktap RXuart3_ick@1010ti,omap3-interface-clocktap RXuart4_ick@1010ti,omap3-interface-clocktapRXgpt9_ick@1010ti,omap3-interface-clocktap RXgpt8_ick@1010ti,omap3-interface-clocktap RXgpt7_ick@1010ti,omap3-interface-clocktapRXgpt6_ick@1010ti,omap3-interface-clocktapRXgpt5_ick@1010ti,omap3-interface-clocktapRXgpt4_ick@1010ti,omap3-interface-clocktapRXgpt3_ick@1010ti,omap3-interface-clocktapRXgpt2_ick@1010ti,omap3-interface-clocktapRXmcbsp2_ick@1010ti,omap3-interface-clocktapRXmcbsp3_ick@1010ti,omap3-interface-clocktapRXmcbsp4_ick@1010ti,omap3-interface-clocktapRXmcbsp2_gate_fck@1000ti,composite-gate-clocktpR X mcbsp3_gate_fck@1000ti,composite-gate-clocktpRXmcbsp4_gate_fck@1000ti,composite-gate-clocktpRXemu_src_mux_ck@1140 ti,mux-clocktbcdp@ReXeemu_src_ckti,clkdm-gate-clockteRfXfpclk_fck@1140ti,divider-clocktfp@pclkx2_fck@1140ti,divider-clocktfp@atclk_fck@1140ti,divider-clocktfp@traceclk_src_fck@1140 ti,mux-clocktbcdp@RgXgtraceclk_fck@1140ti,divider-clocktg p@secure_32k_fck fixed-clockRhXhgpt12_fckfixed-factor-clockth wdt1_fckfixed-factor-clockth security_l4_ick2fixed-factor-clockt? RiXiaes1_ick@a14ti,omap3-interface-clocktip rng_ick@a14ti,omap3-interface-clocktip sha11_ick@a14ti,omap3-interface-clocktip des1_ick@a14ti,omap3-interface-clocktip cam_mclk@f00ti,gate-clocktjpGcam_ick@f10!ti,omap3-no-wait-interface-clockt?pRXcsi2_96m_fck@f00ti,gate-clocktpRXsecurity_l3_ickfixed-factor-clockt> RkXkpka_ick@a14ti,omap3-interface-clocktkp icr_ick@a10ti,omap3-interface-clocktJp des2_ick@a10ti,omap3-interface-clocktJp mspro_ick@a10ti,omap3-interface-clocktJp mailboxes_ick@a10ti,omap3-interface-clocktJp ssi_l4_ickfixed-factor-clockt? RrXrsr1_fck@c00ti,wait-gate-clocktp sr2_fck@c00ti,wait-gate-clocktp sr_l4_ickfixed-factor-clockt? dpll2_fck@40ti,divider-clockt&p@RlXldpll2_ck@4ti,omap3-dpll-clocktlp$@4pRmXmdpll2_m2_ck@44ti,divider-clocktmpDRnXniva2_ck@0ti,wait-gate-clocktnpRXmodem_fck@a00ti,omap3-interface-clocktp RXsad2d_ick@a10ti,omap3-interface-clockt>p RXmad2d_ick@a18ti,omap3-interface-clockt>p RXmspro_fck@a00ti,wait-gate-clocktp ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clocktp RoXossi_ssr_div_fck_3430es2@a40ti,composite-divider-clocktp @$RpXpssi_ssr_fck_3430es2ti,composite-clocktopRqXqssi_sst_fck_3430es2fixed-factor-clocktq RXhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clocktIp RXssi_ick_3430es2@a10ti,omap3-ssi-interface-clocktrp RXusim_gate_fck@c00ti,composite-gate-clocktE p R}X}sys_d2_ckfixed-factor-clockt RtXtomap_96m_d2_fckfixed-factor-clocktE RuXuomap_96m_d4_fckfixed-factor-clocktE RvXvomap_96m_d8_fckfixed-factor-clocktE RwXwomap_96m_d10_fckfixed-factor-clocktE RxXxdpll5_m2_d4_ckfixed-factor-clockts RyXydpll5_m2_d8_ckfixed-factor-clockts RzXzdpll5_m2_d16_ckfixed-factor-clockts R{X{dpll5_m2_d20_ckfixed-factor-clockts R|X|usim_mux_fck@c40ti,composite-mux-clock(ttuvwxyz{|p @R~X~usim_fckti,composite-clockt}~usim_ick@c10ti,omap3-interface-clocktNp  RXdpll5_ck@d04ti,omap3-dpll-clocktp  $ L 4pRXdpll5_m2_ck@d50ti,divider-clocktp PRsXssgx_gate_fck@b00ti,composite-gate-clockt&p RXcore_d3_ckfixed-factor-clockt& RXcore_d4_ckfixed-factor-clockt& RXcore_d6_ckfixed-factor-clockt& RXomap_192m_alwon_fckfixed-factor-clockt" RXcore_d2_ckfixed-factor-clockt& RXsgx_mux_fck@b40ti,composite-mux-clock t*p @RXsgx_fckti,composite-clocktsgx_ick@b10ti,wait-gate-clockt>p RXcpefuse_fck@a08ti,gate-clocktp RXts_fck@a08ti,gate-clockt@p RXusbtll_fck@a08ti,wait-gate-clocktsp RXusbtll_ick@a18ti,omap3-interface-clocktJp RXmmchs3_ick@a10ti,omap3-interface-clocktJp RXmmchs3_fck@a00ti,wait-gate-clocktp RXdss1_alwon_fck_3430es2@e00ti,dss-gate-clocktpGRXdss_ick_3430es2@e10ti,omap3-dss-interface-clockt?pRXusbhost_120m_fck@1400ti,gate-clocktspRXusbhost_48m_fck@1400ti,dss-gate-clockt0pRXusbhost_ick@1410ti,omap3-dss-interface-clockt?pRXclockdomainscore_l3_clkdmti,clockdomaintdpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintfdpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaintmd2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain tcounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap3-intcpH RXdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`  `RXgpio@48310000ti,omap3-gpiopH1gpio1gpio@49050000ti,omap3-gpiopIgpio2RXgpio@49052000ti,omap3-gpiopI gpio3gpio@49054000ti,omap3-gpiopI@ gpio4gpio@49056000ti,omap3-gpiopI`!gpio5gpio@49058000ti,omap3-gpiopI"gpio6RXserial@4806a000ti,omap3-uartpH H12txrxuart1lserial@4806c000ti,omap3-uartpHI34txrxuart2lserial@49020000ti,omap3-uartpIJ56txrxuart3ldefaulti2c@48070000 ti,omap3-i2cpH8txrx+i2c1defaultat24@50 at24,24c02)pPtwl@48pH  ti,twl4030defaultaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci 2watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1v ' RXregulator-vdacti,twl4030-vdacvw@w@RXregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1v:0RXregulator-vmmc2ti,twl4030-vmmc2v:0regulator-vusb1v5ti,twl4030-vusb1v5RXregulator-vusb1v8ti,twl4030-vusb1v8RXregulator-vusb3v1ti,twl4030-vusb3v1RXregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2vw@w@regulator-vsimti,twl4030-vsimvw@-gpioti,twl4030-gpio@LR X twl4030-usbti,twl4030-usb WesRXpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad$0iglj. madcti,twl4030-madci2c@48072000 ti,omap3-i2cpH 9txrx+i2c2i2c@48060000 ti,omap3-i2cpH=txrx+i2c3mailbox@48094000ti,omap3-mailboxmailboxpH @dsp  spi@48098000ti,omap2-mcspipH A+mcspi1(@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3defaultads7846@0default ti,ads78466pA`  S`ir{ spi@4809a000ti,omap2-mcspipH B+mcspi2( +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [+mcspi3( tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0+mcspi4(FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1=>txrxdefaultmmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrxdefault mmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx 3disabledmmu@480bd400:ti,omap2-iommupH mmu_ispGRXmmu@5d000000:ti,omap2-iommup]mmu_iva 3disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@Wmpu ;< acommontxrxqmcbsp1 txrxt{fck 3disabledmcbsp@49022000ti,omap3-mcbsppI I Wmpusidetone>?acommontxrxsidetoneqmcbsp2mcbsp2_sidetone!"txrxt{fckick3okdefaultRXmcbsp@49024000ti,omap3-mcbsppI@I WmpusidetoneYZacommontxrxsidetoneqmcbsp3mcbsp3_sidetonetxrxt{fckick 3disabledmcbsp@49026000ti,omap3-mcbsppI`Wmpu 67 acommontxrxqmcbsp4txrxt{fck 3disabledmcbsp@48096000ti,omap3-mcbsppH `Wmpu QR acommontxrxqmcbsp5txrxt{fck 3disabledsham@480c3000ti,omap3-shamshampH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer1timer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5timer@4903a000ti,omap3430-timerpI*timer6timer@4903c000ti,omap3430-timerpI+timer7timer@4903e000ti,omap3430-timerpI,timer8timer@49040000ti,omap3430-timerpI-timer9timer@48086000ti,omap3430-timerpH`.timer10timer@48088000ti,omap3430-timerpH/timer11timer@48304000ti,omap3430-timerpH0@_timer12usbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs+ ehci-phy ehci-phyohci@48064400ti,ohci-omap3pHD Lehci@48064800 ti,ehci-omappHH Mgpmc@6e000000ti,omap3430-gpmcgpmcpnrxtx+ ,RXnand@0,0ti,omap2-nand p sw#1xCxUdxwxZZH<xx);Z+partition@0Sxloaderppartition@0x80000Subootppartition@0x260000Suboot environmentp&partition@0x2a0000Slinuxp*@partition@0x6a0000Srootfspjethernet@gpmcsmsc,lan9221smsc,lan9115Yd~#1CUdw(--xKK;) default  pusb_otg_hs@480ab000ti,omap3-musbpH \]amcdma usb_otg_hs*2 default;J Rusb2-phy\2dss@48050000 ti,omap3-dsspH3ok dss_coret{fck+defaultdispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H Wprotophypll 3disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH 3disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH 3ok dss_venct{fckbportendpointn~R X ssi-controller@48058000 ti,omap3-ssissi3okpHHWsysgddGagdd_mpu+ tq {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHWtxrx CDssi-port@4805b000ti,omap3-ssi-portpHHWtxrx EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$+!isp@480bc000 ti,omap3-isppH H |`lports+bandgap@48002524pH%$ti,omap34xx-bandgapmemory@80000000dmemorypleds gpio-ledsdefault ledb Scm-t3x:green  heartbeathsusb1_power_regregulator-fixed ghsusb1_vbusv2Z2ZpR X hsusb2_power_regregulator-fixed ghsusb2_vbusv2Z2ZpR X hsusb1_phyusb-nop-xceiv6   RXhsusb2_phyusb-nop-xceiv6   RXads7846-regregulator-fixed gads7846-regv2Z2ZRXconnectorsvideo-connectorStvportendpointn RXsoundti,omap-twl4030cm-t35regulator-vddvarioregulator-fixed gvddvarioRXregulator-vdd33aregulator-fixedgvdd33aRXregulator-mmc2-sdio-resetregulator-fixedgregulator-mmc2-sdio-resetv2Z2Z [  RX compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0pagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplynon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsiommusti,phy-type#thermal-sensor-cellsgpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-high