D8(( google,veyron-jerry-rev7google,veyron-jerry-rev6google,veyron-jerry-rev5google,veyron-jerry-rev4google,veyron-jerry-rev3google,veyron-jerrygoogle,veyronrockchip,rk3288& 7Google Jerrychosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/spi@ff110000/ec@0/i2c-tunnelmemorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12h w@\@p@ @@OOa sB@ ~ ' 9 K 0 *@8?KQcpu@501cpuarm,cortex-a12KQcpu@502cpuarm,cortex-a12KQcpu@503cpuarm,cortex-a12KQamba simple-busYdma-controller@ff250000arm,pl330arm,primecell%@`k8 apb_pclkKQdma-controller@ff600000arm,pl330arm,primecell`@`k8 apb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@`k8 apb_pclkKQQQreserved-memoryYdma-unusable@fe000000oscillator fixed-clockn6xin24mK Q timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H 8 a timerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр 8Drvbiuciuciu-driveciu-sample  @okay-> P YZw defaultdwmmc@ff0d0000rockchip,rk3288-dw-mshcр 8Eswbiuciuciu-driveciu-sample ! @okay- wdefault dwmmc@ff0e0000rockchip,rk3288-dw-mshcр 8Ftxbiuciuciu-driveciu-sample "@ disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр 8Guybiuciuciu-driveciu-sample #@okayY. wdefault saradc@ff100000rockchip,saradc $=8I[saradcapb_pclkW Osaradc-apb disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8ARspiclkapb_pclk[  `txrx ,default !"okayec@0google,cros-ec-spij& default#-i2c-tunnelgoogle,cros-ec-i2c-tunnelsbs-battery@bsbs,sbs-battery keyboard-controllergoogle,cros-ec-keyb @};0DY1 d>"A#( C  \=@V B |)<?   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BSspiclkapb_pclk[ `txrx -default$%&' disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CTspiclkapb_pclk[`txrx .default()*+okay flash@0jedec,spi-nori2c@ff140000rockchip,rk3288-i2c >i2c8Mdefault,okay12Idtpm@20infineon,slb9645tt `i2c@ff150000rockchip,rk3288-i2c ?i2c8Odefault- disabledi2c@ff160000rockchip,rk3288-i2c @i2c8Pdefault./okay12I,ts3a227e@3b ti,ts3a227e;&0default1xKQtrackpad@15elan,ekth3000& 2trackpad@2c hid-over-i2c& , 2i2c@ff170000rockchip,rk3288-i2c Ai2c8Qdefault3okay1,IKdQdserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 78MUbaudclkapb_pclkdefault 456okayMlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 88NVbaudclkapb_pclkdefault7okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 98OWbaudclkapb_pclkdefault8okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :8PXbaudclkapb_pclkdefault9 disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;8QYbaudclkapb_pclkdefault: disabledthermal-zonesreserve_thermal ;cpu_thermald ;tripscpu_alert0p'passiveK<Q<cpu_alert1$'passiveK=Q=cpu_crit_' criticalcooling-mapsmap02< 7map12= 7gpu_thermald ;tripsgpu_alert0p'passiveK>Q>gpu_crit_' criticalcooling-mapsmap02> 7tsadc@ff280000rockchip,rk3288-tsadc( %8HZtsadcapb_pclk Otsadc-apbinitdefaultsleep?F@P?ZpsokayK;Q;ethernet@ff290000rockchip,rk3288-gmac)macirqeth_wake_irqA88fgc]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB Ostmmaceth disabledusb@ff500000 generic-ehciP 8usbhostBusbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T 8otghostC usb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X 8otghost$@@ 3D usb2-phyokayz=Dusb@ff5c0000 generic-ehci\ 8usbhost disabledi2c@ff650000rockchip,rk3288-i2ce <i2c8LdefaultEokay12Idpmic@1brockchip,rk808xin32kwifibt_32kin&0defaultFTuG2GGKvQvregulatorsDCDC_REG1 vdd_arm,> qV nqKQregulator-state-memDCDC_REG2 vdd_gpu,> 5Vnqregulator-state-memB@DCDC_REG3  vcc135_ddr,regulator-state-memDCDC_REG4 vcc_18,>w@Vw@KQregulator-state-memw@LDO_REG1  vcc33_io,>2ZV2ZK2Q2regulator-state-mem2ZLDO_REG3 vdd_10,>B@VB@regulator-state-memB@LDO_REG7 vdd10_lcd_pwren_h,>&%V&%regulator-state-memSWITCH_REG1  vcc33_lcd,KOQOregulator-state-memLDO_REG6  vcc18_codec,>w@Vw@KPQPregulator-state-memLDO_REG4  vccio_sd>w@V2ZKQregulator-state-memLDO_REG5  vcc33_sd>2ZV2ZK Q regulator-state-memLDO_REG8  vcc33_ccd,>2ZV2Zregulator-state-mem2ZLDO_REG2 mic_vcc,>w@Vw@regulator-state-memi2c@ff660000rockchip,rk3288-i2cf =i2c8NdefaultHokay12I max98090@10maxim,max98090&Imclk8qdefaultJKQpwm@ff680000rockchip,rk3288-pwmhdefaultK8^pwmokayKQpwm@ff680010rockchip,rk3288-pwmhdefaultL8^pwmokaypwm@ff680020rockchip,rk3288-pwmh defaultM8^pwm disabledpwm@ff680030rockchip,rk3288-pwmh0defaultN8^pwm disabledbus_intmem@ff700000 mmio-sramp Ypsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdsKQpower-controller!rockchip,rk3288-power-controllerh= KTQTpd_vio@9 8chgfdehilkjpd_hevc@11 8oppd_video@12 8pd_gpu@13 8syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruvAHjk$#gׄeрxhрxhKQsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdwKAQAedp-phyrockchip,rk3288-dp-phy8h24mokayK_Q_io-domains"rockchip,rk3288-io-voltage-domainokay2*2:2HOT`Pmwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt8p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif{ hclkmclk8T[Q`tx 6defaultRA disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5[QQ`txrxi2s_hclki2s_clk8RdefaultSokayKQcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 8}aclkhclksclkapb_pclk Ocrypto-rstokayvop@ff930000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vopT def OaxiahbdclkUokayportK Q endpoint@0VKeQeendpoint@1WKaQaendpoint@2XK]Q]iommu@ff930300rockchip,iommu  vopb_mmuT okayKUQUvop@ff940000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vopT  OaxiahbdclkYokayportK Q endpoint@0ZKfQfendpoint@1[KbQbendpoint@2\K^Q^iommu@ff940300rockchip,iommu  vopl_mmuT okayKYQYmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ 8~d refpclkT A disabledportsportendpoint@0]KXQXendpoint@1^K\Q\dp@ff970000rockchip,rk3288-dp@ b8icdppclk_dpoOdpAokaydefault`portsport@0endpoint@0aKWQWendpoint@1bK[Q[port@1endpointcKQhdmi@ff980000rockchip,rk3288-dw-hdmiA g8hm iahbisfrT okaydportsportendpoint@0eKVQVendpoint@1fKZQZinterrupt-controller@ffc01000 arm,gic-400   @ `   KQefuse@ffb40000rockchip,rockchip-efuse 8q pclk_efusecpu_leakage@17phyrockchip,rk3288-usb-phyAokayusb-phy@320 8]phyclkKDQDusb-phy@33448^phyclkKBQBusb-phy@348H8_phyclkKCQCpinctrlrockchip,rk3288-pinctrlAYdefaultsleepghFgigpio0@ff750000rockchip,gpio-banku Q8@ % 5 K0Q0gpio1@ff780000rockchip,gpio-bankx R8A % 5 gpio2@ff790000rockchip,gpio-banky S8B % 5 KuQugpio3@ff7a0000rockchip,gpio-bankz T8C % 5 gpio4@ff7b0000rockchip,gpio-bank{ U8D % 5 KyQygpio5@ff7c0000rockchip,gpio-bank| V8E % 5 K|Q|gpio6@ff7d0000rockchip,gpio-bank} W8F % 5 KIQIgpio7@ff7e0000rockchip,gpio-bank~ X8G % 5 K Q gpio8@ff7f0000rockchip,gpio-bank Y8H % 5 hdmihdmi-ddc Ajjvcc50-hdmi-en AjK}Q}pcfg-pull-up OKkQkpcfg-pull-down \KlQlpcfg-pull-none kKjQjpcfg-pull-none-12ma k x KnQnsleepglobal-pwroff AjKgQgddrio-pwroff Ajddr0-retention Akddr1-retention Akedpedp-hpd A lK`Q`i2c0i2c0-xfer AjjKEQEi2c1i2c1-xfer AjjK,Q,i2c2i2c2-xfer A j jKHQHi2c3i2c3-xfer AjjK-Q-i2c4i2c4-xfer AjjK.Q.i2c5i2c5-xfer AjjK3Q3i2s0i2s0-bus` AjjjjjjKSQSsdmmcsdmmc-clk AmKQsdmmc-cmd AmKQsdmmc-cd Aksdmmc-bus1 Aksdmmc-bus4@ AmmmmKQsdmmc-cd-disabled AjKQsdmmc-cd-gpio AjKQsdio0sdio0-bus1 Aksdio0-bus4@ AmmmmKQsdio0-cmd AmKQsdio0-clk AmKQsdio0-cd Aksdio0-wp Aksdio0-pwr Aksdio0-bkpwr Aksdio0-int Akwifienable-h AjKxQxbt-enable-l AjKwQwsdio1sdio1-bus1 Aksdio1-bus4@ Akkkksdio1-cd Aksdio1-wp Aksdio1-bkpwr Aksdio1-int Aksdio1-cmd Aksdio1-clk Ajsdio1-pwr A kemmcemmc-clk AmKQemmc-cmd AmKQemmc-pwr A kemmc-bus1 Akemmc-bus4@ Akkkkemmc-bus8 AmmmmmmmmKQemmc-reset A jKtQtspi0spi0-clk A kKQspi0-cs0 A kK"Q"spi0-tx AkK Q spi0-rx AkK!Q!spi0-cs1 Akspi1spi1-clk A kK$Q$spi1-cs0 A kK'Q'spi1-rx AkK&Q&spi1-tx AkK%Q%spi2spi2-cs1 Akspi2-clk AkK(Q(spi2-cs0 AkK+Q+spi2-rx AkK*Q*spi2-tx A kK)Q)uart0uart0-xfer AkjK4Q4uart0-cts AkK5Q5uart0-rts AjK6Q6uart1uart1-xfer Ak jK7Q7uart1-cts A kuart1-rts A juart2uart2-xfer AkjK8Q8uart3uart3-xfer AkjK9Q9uart3-cts A kuart3-rts A juart4uart4-xfer A k jK:Q:uart4-cts Akuart4-rts Ajtsadcotp-gpio A jK?Q?otp-out A jK@Q@pwm0pwm0-pin AjKKQKpwm1pwm1-pin AjKLQLpwm2pwm2-pin AjKMQMpwm3pwm3-pin AjKNQNgmacrgmii-pins Ajjjjnnnnjjj nnjjrmii-pins Ajjjjjjjjjjspdifspdif-tx A jKRQRpcfg-pull-none-drv-8ma k xKmQmpcfg-pull-up-drv-8ma O xpcfg-output-high KpQppcfg-output-low KoQobuttonspwr-key-l AkKqQqap-lid-int-l AkKrQrpmicpmic-int-l AkKFQFdvs-1 A ldvs-2 Alrebootap-warm-reset-h A jKsQsrecovery-switchrec-mode-l A ktpmtpm-int-h Ajwrite-protectfw-wp-ap Ajcodechp-det AkKQint-codec AlKJQJmic-det A kK~Q~headsetts3a227e-int-l AkK1Q1backlightbl-en AjKQbl_pwr_en A jKQchargerac-present-ap AkKQcros-ecec-int AjK#Q#suspendsuspend-l-wake AoKhQhsuspend-l-sleep ApKiQitrackpadtrackpad-int AkK/Q/usb-hosthost1-pwr-en A jKQusbotg-pwren-h A jKQbuck-5vdrv-5v AjK{Q{lcdlcd-en AjKQavdd-1v8-disp-en A jKQgpio-keys gpio-keysdefaultqrpower Power S0 t dlid Lid S0   gpio-restart gpio-restart S0 defaults emmc-pwrseqmmc-pwrseq-emmctdefault u KQsdio-pwrseqmmc-pwrseq-simple8v ext_clockdefaultwx yKQvcc-5vregulator-fixed vcc_5v,>LK@VLK@ z   default{KGQGvcc33-sysregulator-fixed  vcc33_sys,>2ZV2Z zKQvcc50-hdmiregulator-fixed  vcc50_hdmi, G  |default}sound!rockchip,rockchip-audio-max98090default~ VEYRON-I2S  1 FI \I  sbacklightpwm-backlight   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~   default B@ ' KQgpio-charger gpio-charger mains S0defaultpanelinnolux,n116bgesimple-panelokay  portsportendpointKcQcvccsysregulator-fixed vccsys,KzQzvcc5-host1-regulatorregulator-fixed  0 default  vcc5_host1,vcc5v-otg-regulatorregulator-fixed  0 default  vcc5_host2,panel-regulatorregulator-fixed   default panel_regulator  KQvcc18-lcdregulator-fixed  u default  vcc18_lcd, backlight-regulatorregulator-fixed  u default backlight_regulator  :KQ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsreset-namesdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcehid-descr-addrreg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cells#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typepriorityreset-gpiosvin-supplyenable-active-highgpiorockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecbrightness-levelsdefault-brightness-levelenable-gpiosbacklight-boot-offpwmspwm-delay-uspower-supplycharger-typebacklightstartup-delay-us