Ð þí]Ñ8X°(!Xx(,chipspark,rayeager-px2rockchip,rk3066a 7Rayeager PX2chosenaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000memoryœmemory¨`@amba ,simple-bus¬dma-controller@20018000,arm,pl330arm,primecell¨ €@³¾ÉäÀ ëapb_pclk÷@ý@dma-controller@2001c000,arm,pl330arm,primecell¨ À@³¾ÉäÀ ëapb_pclk disableddma-controller@20078000,arm,pl330arm,primecell¨ €@³¾ÉäÁ ëapb_pclk÷4ý4oscillator ,fixed-clock n6)xin24ml2-cache-controller@10138000,arm,pl310-cache¨€<J÷=ý=scu@1013c000,arm,cortex-a9-scu¨Àglobal-timer@1013c200,arm,cortex-a9-global-timer¨  ³ älocal-timer@1013c600,arm,cortex-a9-twd-timer¨Æ  ³ äinterrupt-controller@1013d000,arm,cortex-a9-gicVk¨ÐÁ÷ýserial@10124000,snps,dw-apb-uart¨@ ³"|†ëbaudclkapb_pclkä@Lokay“default ¡serial@10126000,snps,dw-apb-uart¨` ³#|†ëbaudclkapb_pclkäAM disabled“default¡usb@10180000,rockchip,rk3066-usbsnps,dwc2¨ ³äÃëotg«otg³ÅÔ€€@@ ãí òusb2-phyokayusb@101c0000 ,snps,dwc2¨ ³äÉëotg«hostí òusb2-phyokay“default¡ ethernet@10204000,rockchip,rk3066-emac¨ @< ³ü äÄD ëhclkmacref drmiiokay“default ¡  ethernet-phy@0¨÷ýdwmmc@10214000,rockchip,rk2928-dw-mshc¨!@ ³äÀHëbiuciu+okay“default¡6@KUasdwmmc@10218000,rockchip,rk2928-dw-mshc¨!€ ³äÁIëbiuciu+okay“default ¡6@„KUdwmmc@1021c000,rockchip,rk2928-dw-mshc¨!À ³äÂJëbiuciu+okay6a@„K“default ¡U’pmu@20004000,rockchip,rk3066-pmusyscon¨ @grf@20008000,syscon¨ €÷ ý i2c@2002d000,rockchip,rk3066-i2c¨ Ð ³(ü ëi2cäPokay“default¡ €ak8963@0d,asahi-kasei,ak8975¨ ³“default¡ mma8452@1d ,fsl,mma8452¨³“default¡!i2c@2002f000,rockchip,rk3066-i2c¨ ð ³)ü äQëi2cokay“default¡" €tps@2d¨-#³“default¡$%Ÿ&«&·&Ã&Ï'Û'ç&ó& ,ti,tps65910regulatorsregulator@0vcc_rtc¨#vrtcregulator@1vcc_io82Z P2Z ¨#vio÷'ý'regulator@2vdd_arm8 'ÀPã`h¨#vdd1÷>ý>regulator@3vcc_ddr8 'ÀPã`h¨#vdd2regulator@5vcc188w@Pw@¨#vdig1regulator@6vdd_118ÈàPÈà¨#vdig2regulator@7vcc_258&% P&% ¨#vpll÷3ý3regulator@8 vccio_wl8w@Pw@¨#vdac÷ýregulator@9 vcc25_hdmi8&% P&% ¨ #vaux1regulator@10vcca_3382Z P2Z ¨ #vaux2regulator@11 vcc_rmii82Z P2Z ¨ #vaux33÷ýregulator@12 vcc28_cif8*¹€P*¹€¨ #vmmcregulator@4¨#vdd3regulator@13¨ #vbbpwm@20030000,rockchip,rk2928-pwm¨ zäF disabled“default¡(pwm@20030010,rockchip,rk2928-pwm¨ zäFokay“default¡)watchdog@2004c000 ,rockchip,rk3066-wdtsnps,dw-wdt¨ ÀäK ³3okaypwm@20050020,rockchip,rk2928-pwm¨  zäGokay“default¡*pwm@20050030,rockchip,rk2928-pwm¨ 0zäGokay“default¡+÷HýHi2c@20056000,rockchip,rk3066-i2c¨ ` ³*ü äRëi2cokay“default¡,i2c@2005a000,rockchip,rk3066-i2c¨   ³+ü äSëi2cokay“default¡-i2c@2005e000,rockchip,rk3066-i2c¨ à ³4ü äTëi2cokay“default¡.serial@20064000,snps,dw-apb-uart¨ @ ³$|†ëbaudclkapb_pclkäBNokay“default¡/serial@20068000,snps,dw-apb-uart¨ € ³%|†ëbaudclkapb_pclkäCOokay“default ¡012saradc@2006c000,rockchip,saradc¨ À ³…äGJësaradcapb_pclk—W žsaradc-apbokayª3spi@20070000,rockchip,rk3066-spiäEHëspiclkapb_pclk ³&¨ ¶4 4 »txrxokay“default¡5678spi@20074000,rockchip,rk3066-spiäFIëspiclkapb_pclk ³'¨ @¶4 4 »txrx disabled“default¡9:;<cpusÅrockchip,rk3066-smpcpu@0œcpu,arm,cortex-a9Ó=¨8ä›@Ö O€íØa€*ˆ s€*ˆ 'ÀÈà°ÀÈàÂÀg8õœ@ä>cpu@1œcpu,arm,cortex-a9Ó=¨sram@10080000 ,mmio-sram¨ ¬smp-sram@0,rockchip,rk3066-smp-sram¨Pi2s@10118000,rockchip,rk3066-i2s¨€  ³“default¡?¶@@»txrxëi2s_hclki2s_clkäÆK* disabledi2s@1011a000,rockchip,rk3066-i2s¨   ³ “default¡A¶@@»txrxëi2s_hclki2s_clkäÇL* disabledi2s@1011c000,rockchip,rk3066-i2s¨À  ³“default¡B¶@ @ »txrxëi2s_hclki2s_clkäÈM* disabledclock-controller@20000000,rockchip,rk3066a-cru¨ ü D÷ýtimer@2000e000,snps,dw-apb-timer-osc¨ à ³.äVD ëtimerpclkefuse@20010000,rockchip,rockchip-efuse¨ @ä[ ëpclk_efusecpu_leakage@17¨timer@20038000,snps,dw-apb-timer-osc¨ € ³,äTB ëtimerpclktimer@2003a000,snps,dw-apb-timer-osc¨   ³-äUC ëtimerpclktsadc@20060000,rockchip,rk3066-tsadc¨ ä]]ësaradcapb_pclk ³…—W žsaradc-apb disabledphy1,rockchip,rk3066a-usb-phyrockchip,rk3288-usb-phyü okayusb-phy@17cQ¨|äQëphyclk÷ýusb-phy@188Q¨ˆäRëphyclk÷ýpinctrl,rockchip,rk3066a-pinctrlü ¬gpio0@20034000,rockchip,gpio-bank¨ @ ³6äU\lVk÷MýMgpio1@2003c000,rockchip,gpio-bank¨ À ³7äV\lVkgpio2@2003e000,rockchip,gpio-bank¨ à ³8äW\lVkgpio3@20080000,rockchip,gpio-bank¨  ³9äX\lVk÷KýKgpio4@20084000,rockchip,gpio-bank¨ @ ³:äY\lVk÷ýgpio6@2000a000,rockchip,gpio-bank¨   ³<äZ\lVk÷#ý#pcfg_pull_defaultx÷EýEpcfg_pull_noneŽ÷CýCemacemac-xfer€›CCCCCCCC÷ ý emac-mdio ›CC÷ ý rmii-rst›D÷ýemmcemmc-clk›E÷ýemmc-cmd› E÷ýemmc-rst› E÷ýi2c0i2c0-xfer ›CC÷ýi2c1i2c1-xfer ›CC÷"ý"i2c2i2c2-xfer ›CC÷,ý,i2c3i2c3-xfer ›CC÷-ý-i2c4i2c4-xfer ›CC÷.ý.pwm0pwm0-out›C÷(ý(pwm1pwm1-out›C÷)ý)pwm2pwm2-out›C÷*ý*pwm3pwm3-out›C÷+ý+spi0spi0-clk›E÷5ý5spi0-cs0›E÷8ý8spi0-tx›E÷6ý6spi0-rx›E÷7ý7spi0-cs1›Espi1spi1-clk›E÷9ý9spi1-cs0›E÷<ý<spi1-rx›E÷;ý;spi1-tx›E÷:ý:spi1-cs1›Euart0uart0-xfer ›EE÷ýuart0-cts›E÷ýuart0-rts›E÷ýuart1uart1-xfer ›EE÷ýuart1-cts›Euart1-rts›Euart2uart2-xfer ›E E÷/ý/uart3uart3-xfer ›EE÷0ý0uart3-cts›E÷1ý1uart3-rts›E÷2ý2sd0sd0-clk›E÷ýsd0-cmd› E÷ýsd0-cd›E÷ýsd0-wp›Esd0-bus-width1› Esd0-bus-width4@› E E E E÷ýsd1sd1-clk›E÷ýsd1-cmd›E÷ýsd1-cd›Esd1-wp›Esd1-bus-width1›Esd1-bus-width4@›EEEE÷ýi2s0i2s0-bus›EE E E E E EEE÷?ý?i2s1i2s1-bus`›EEEEEE÷AýAi2s2i2s2-bus`›EEEEEE÷BýBpcfg-output-high©÷DýDak8963comp-int›E÷ ý irir-int›E÷FýFkeyspwr-key›E÷GýGmma8452gsensor-int›E÷!ý!mmcsdmmc-pwr›E÷LýLusb_hosthost-drv›E÷NýNhub-rst›D÷ ý sata-pwr›E÷IýIsata-reset› D÷ ý usb_otgotg-drv›E÷OýOtpspmic-int›E÷$ý$pwr-hold›D÷%ý%ir-receiver,gpio-ir-receiver µ#“default¡Fgpio-keys ,gpio-keyspower» µ# ÉGPIO PowerÏt“default¡Gvdd-log,pwm-regulator ÚHèvdd_log8O€PO€ßB@dO€*okayvsys-regulator,regulator-fixedvsys8LK@PLK@h÷&ý&5v-stdby-regulator,regulator-fixed 5v_stdby8LK@PLK@h÷JýJemmc-regulator,regulator-fixed emmc_vccq8-ÆÀP-ÆÀí&÷ýsata-regulator,regulator-fixedø  “default¡Iusb_5v8LK@PLK@íJsdmmc-regulator,regulator-fixed  K“default¡Lvcc_sd82Z P2Z † í'÷ýusb-host-regulator,regulator-fixedø  M“default¡N host-pwr8LK@PLK@íJusb-otg-regulator,regulator-fixedø  M“default¡Ovcc_otg8LK@PLK@íJ #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1device_typeregrangesinterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-nameslinux,phandlestatusclock-frequency#clock-cellsclock-output-namescache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaphysphy-namesrockchip,grfmax-speedphy-modephyphy-supplyfifo-depthbus-widthdisable-wpnum-slotsvmmc-supplycap-mmc-highspeedcap-sd-highspeednon-removablevqmmc-supplyvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-always-onregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-boot-on#pwm-cells#io-channel-cellsresetsreset-namesvref-supplydmasdma-namesenable-methodnext-level-cacheoperating-pointsclock-latencycpu0-supplyrockchip,playback-channelsrockchip,capture-channels#reset-cells#phy-cellsgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinsoutput-highgpioswakeup-sourcelabellinux,codepwmsvoltage-tablevin-supplyenable-active-highgpiostartup-delay-us