J8C(rCt&rockchip,rk3036-kylinrockchip,rk3036&7Rockchip RK3036 KylinBoardchosenaliases=/i2c@20072000B/i2c@20056000G/i2c@2005a000L/dwmmc@1021c000R/dwmmc@10214000X/dwmmc@10218000^/serial@20060000f/serial@20064000n/serial@20068000v/spi@20074000memoryzmemory` cpusrockchip,rk3036-smpcpu@f00zcpuarm,cortex-a7 sB@@cpu@f01zcpuarm,cortex-a7amba simple-buspdma@20078000arm,pl330arm,primecell @  apb_pclkarm-pmuarm,cortex-a7-pmuLMdisplay-subsystemrockchip,display-subsystem*timerarm,armv7-timer00   Tn6oscillator fixed-clockTn6dxin24mwbus_intmem@10080000 mmio-sram   smp-sram@0rockchip,rk3066-smp-sramvop@10118000rockchip,rk3036-vop +d aclk_vopdclk_vophclk_vopuvw axiahbdclkokayportendpoint@0iommu@10118300rockchip,iommu +vop_mmuokayinterrupt-controller@10139000 arm,gic-400     usb@101800002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2  otgotg @@ )okayusb@101c00002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2  otghostokayethernet@10200000#rockchip,rk3036-emacsnps,arc-emac @ 3 hclkmacrefmacclk@Pgdqrmiiokayzdefault     ethernet-phy@0  dwmmc@102140000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc!@@T<4`<4`D biuciu  disabled!zdefault dwmmc@102180000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc!@<4` Esw biuciuciu_drvciu_sample okay+8ZMcn!zdefault |dwmmc@1021c0000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc!@ T<4`<4` Guy biuciuciu_drvciu_sample8 rx-txn!zdefault okayi2s@10220000(rockchip,rk3036-i2srockchip,rk3066-i2s"@ 3 i2s_clki2s_hclkRtxrxzdefaultokay88clock-controller@20000000rockchip,rk3036-cru 3w@#gsyscon@20008000rockchip,rk3036-grfsyscon acodec-ana@20030000 rk3036-codec @3  acodec_pclkqokayhdmi@20034000rockchip,rk3036-inno-hdmi @@ -h pclk3zdefaultokayportendpoint@0timer@20044000,rockchip,rk3036-timerrockchip,rk3288-timer @   a  timerpclkpwm@20050000(rockchip,rk3036-pwmrockchip,rk2928-pwm ^ pwmzdefault disabledpwm@20050010(rockchip,rk3036-pwmrockchip,rk2928-pwm ^ pwmzdefault disabledpwm@20050020(rockchip,rk3036-pwmrockchip,rk2928-pwm  ^ pwmzdefault disabledpwm@20050030(rockchip,rk3036-pwmrockchip,rk2928-pwm 0^ pwmzdefault  disabledi2c@20056000(rockchip,rk3036-i2crockchip,rk3288-i2c `  i2cMzdefault!okayTpmic@1brockchip,rk808& zdefault"# ,wdxin32krk808-clkout2:$F$R$^$j$v$%&&$&'regulatorsDCDC_REG1 q p$vdd_armregulator-state-mem3DCDC_REG2 P $vdd_gpuregulator-state-memLdB@DCDC_REG3$vcc_ddrregulator-state-memLDCDC_REG42Z 2Z$vcc_io&&regulator-state-memLd2ZLDO_REG12Z 2Z $vccio_pmu''regulator-state-memLd2ZLDO_REG22Z 2Z$vcc_tpregulator-state-mem3LDO_REG3B@ B@$vdd_10regulator-state-memLdB@LDO_REG4w@ w@ $vcc18_lcdregulator-state-memLdw@LDO_REG5w@ 2Z $vccio_sdregulator-state-memLd2ZLDO_REG6w@ &%$vout5regulator-state-memLdw@LDO_REG7w@ w@$vcc_18%%regulator-state-memLdw@LDO_REG8w@ w@ $vcca_codecregulator-state-memLdw@SWITCH_REG1$vcc_wlregulator-state-memLSWITCH_REG2$vcc_lcdregulator-state-memLi2c@2005a000(rockchip,rk3036-i2crockchip,rk3288-i2c   i2cNzdefault(okayrt5616@1brt5616q mclk99serial@20060000&rockchip,rk3036-uartsnps,dw-apb-uart  Tn6MU baudclkapb_pclkzdefault )*+okayserial@20064000&rockchip,rk3036-uartsnps,dw-apb-uart @ Tn6NV baudclkapb_pclkzdefault, disabledserial@20068000&rockchip,rk3036-uartsnps,dw-apb-uart  Tn6OW baudclkapb_pclkzdefault-okayi2c@20072000(rockchip,rk3036-i2crockchip,rk3288-i2c    i2cLzdefault. disabledspi@20074000rockchip,rockchip-spi @ RA apb-pclkspi_pclk txrxzdefault/012 disabledpinctrlrockchip,rk3036-pinctrl3gpio0@2007c000rockchip,gpio-bank  $@77gpio1@20080000rockchip,gpio-bank  %Agpio2@20084000rockchip,gpio-bank @ &B  pcfg_pull_default44pcfg-pull-none33pwm0pwm0-pin3pwm1pwm1-pin3pwm2pwm2-pin3pwm3pwm3-pin3  sdmmcsdmmc-clk3  sdmmc-cmd4sdmcc-cd4sdmmc-bus14sdmmc-bus4@4444sdmmc-pwr3sdiosdio-bus1 4sdio-bus4@ 4 4 44sdio-cmd4sdio-clk 3bt-wake-h466emmcemmc-clk3emmc-cmd4emmc-bus844444444emacemac-xfer 4 4444444  emac-mdio  44  i2c0i2c0-xfer 33..i2c1i2c1-xfer 33!!i2c2i2c2-xfer 33((i2si2s-bus`444444hdmihdmi-ctl@3 3 3 3uart0uart0-xfer 43))uart0-cts4**uart0-rts3++uart1uart1-xfer 43,,uart2uart2-xfer 43--spispi-txd4//spi-rxd400spi-clk411spi-cs0422spi-cs14ledsled-ctl355pmicpmic-int4""sleepglobal-pwroff3##gpio-leds gpio-ledswork  kylin:red:ledzdefault5sdio-pwrseqmmc-pwrseq-simplezdefault6$77 soundsimple-audio-cardi2srockchip,rt5616-codec44MicrophoneMicrophone JackHeadphoneHeadphone JackkNMIC1Microphone JackMIC2Microphone JackMicrophone Jackmicbias1Headphone JackHPOLHeadphone JackHPORsimple-audio-card,cpuh8simple-audio-card,codech9vsys-regulatorregulator-fixed$vcc_sysLK@ LK@$$ #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2mshc0mshc1mshc2serial0serial1serial2spidevice_typeregenable-methodresetsoperating-pointsclock-latencyclockslinux,phandlerangesinterrupts#dma-cellsarm,pl330-broken-no-flushpclock-namesinterrupt-affinityportsarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsreset-namesiommusstatusremote-endpointinterrupt-names#iommu-cellsinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmarockchip,grfassigned-clocksassigned-clock-parentsmax-speedphy-modepinctrl-namespinctrl-0phyphy-reset-gpiosphy-reset-durationclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotscap-sdio-irqdefault-sample-phasekeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104dmasdma-namesmmc-ddr-1_8v#sound-dai-cells#reset-cellsassigned-clock-rates#pwm-cellsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltreg-shiftreg-io-widthgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinslabelsimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-dai