Ð þíéõ8à( ñßÌ"ti,omap4-sdpti,omap4430ti,omap4&7TI OMAP4 SDP boardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000+q/ocp/dss@58000000/encoder@58004000/display+z/ocp/dss@58000000/encoder@58005000/display ƒ/connectormemoryŒmemory˜€@cpuscpu@0arm,cortex-a9Œcpuœ˜­´cpuÀ“à Γà£è 'ÀO€ 5èa€ûßñ¯¯cpu@1arm,cortex-a9Œcpuœ˜interrupt-controller@48241000arm,cortex-a9-gic 5˜H$H$&l2-cache-controller@48242000arm,pl310-cache˜H$ FTlocal-timer@48240600arm,cortex-a9-twd-timer­˜H$  ` &interrupt-controller@48281000ti,omap4-wugen-mpu 5˜H(&socti,omap-inframpu ti,omap4-mpukmpuudsp ti,omap3-c64kdspiva ti,ivahdkivaocpti,omap4-l3-nocsimple-buszkl3_main_1l3_main_2l3_main_3˜DD€ E`  l4@4a000000ti,omap4-l4-cfgsimple-bus zJcm1@4000 ti,omap4-cm1˜@ clocksextalt_clkin_ck fixed-clockŽ„DÀ::pad_clks_src_ck fixed-clockŽ·pad_clks_ck@108ti,gate-clock­ž˜&&pad_slimbus_core_clks_ck fixed-clockŽ·FFsecure_32k_clk_src_ck fixed-clockŽ€slimbus_src_clk fixed-clockŽ·slimbus_clk@108ti,gate-clock­ž ˜''sys_32k_ck fixed-clockŽ€,,virt_12000000_ck fixed-clockŽ·UUvirt_13000000_ck fixed-clockŽÆ]@VVvirt_16800000_ck fixed-clockŽYWWvirt_19200000_ck fixed-clockŽ$øXXvirt_26000000_ck fixed-clockŽŒº€YYvirt_27000000_ck fixed-clockŽ›üÀZZvirt_38400000_ck fixed-clockŽIð[[tie_low_clock_ck fixed-clockŽ__utmi_phy_clkout_ck fixed-clockŽ“‡MMxclk60mhsp1_ck fixed-clockŽ“‡IIxclk60mhsp2_ck fixed-clockŽ“‡KKxclk60motg_ck fixed-clockŽ“‡NNdpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock­ ˜àäìè  dpll_abe_x2_ck@1f0ti,omap4-dpll-x2-clock­ ˜ð  dpll_abe_m2x2_ck@1f0ti,divider-clock­ «¶˜ðÈß  abe_24m_fclkfixed-factor-clock­ ö""abe_clk@108ti,divider-clock­ «˜ aess_fclk@528ti,divider-clock­ž«˜(  dpll_abe_m3x2_ck@1f4ti,divider-clock­ «¶˜ôÈßcore_hsd_byp_clk_mux_ck@12c ti,mux-clock­ž˜,dpll_core_ck@120ti,omap4-dpll-core-clock­˜ $,(dpll_core_x2_ckti,omap4-dpll-x2-clock­dpll_core_m6x2_ck@140ti,divider-clock­«¶˜@Èß^^dpll_core_m2_ck@130ti,divider-clock­«¶˜0Èßddrphy_ckfixed-factor-clock­ödpll_core_m5x2_ck@13cti,divider-clock­«¶˜<Èßdiv_core_ck@100ti,divider-clock­˜«div_iva_hs_clk@1dcti,divider-clock­«˜Ü div_mpu_hs_clk@19cti,divider-clock­«˜œ dpll_core_m4x2_ck@138ti,divider-clock­«¶˜8Èßdll_clk_div_ckfixed-factor-clock­ödpll_abe_m2_ck@1f0ti,divider-clock­ «˜ðÈ!!dpll_core_m3x2_gate_ck@134 ti,composite-no-wait-gate-clock­ž˜4dpll_core_m3x2_div_ck@134ti,composite-divider-clock­«˜4Èdpll_core_m3x2_ckti,composite-clock­dddpll_core_m7x2_ck@144ti,divider-clock­«¶˜DÈß==iva_hsd_byp_clk_mux_ck@1ac ti,mux-clock­ž˜¬dpll_iva_ck@1a0ti,omap4-dpll-clock­˜ ¤¬¨dpll_iva_x2_ckti,omap4-dpll-x2-clock­dpll_iva_m4x2_ck@1b8ti,divider-clock­«¶˜¸Èßdpll_iva_m5x2_ck@1bcti,divider-clock­«¶˜¼Èßdpll_mpu_ck@160ti,omap4-dpll-clock­˜`dlhdpll_mpu_m2_ck@170ti,divider-clock­«¶˜pÈßper_hs_clk_div_ckfixed-factor-clock­ö--usb_hs_clk_div_ckfixed-factor-clock­ö33l3_div_ck@100ti,divider-clock­ž«˜l4_div_ck@100ti,divider-clock­ž«˜PPlp_clk_div_ckfixed-factor-clock­ ö\\mpu_periphclkfixed-factor-clock­öocp_abe_iclk@528ti,divider-clock­ ž˜(!per_abe_24m_fclkfixed-factor-clock­!öDDdmic_sync_mux_ck@538 ti,mux-clock ­"#$ž˜8%%func_dmic_abe_gfclk@538 ti,mux-clock ­%&'ž˜8mcasp_sync_mux_ck@540 ti,mux-clock ­"#$ž˜@((func_mcasp_abe_gfclk@540 ti,mux-clock ­(&'ž˜@mcbsp1_sync_mux_ck@548 ti,mux-clock ­"#$ž˜H))func_mcbsp1_gfclk@548 ti,mux-clock ­)&'ž˜Hmcbsp2_sync_mux_ck@550 ti,mux-clock ­"#$ž˜P**func_mcbsp2_gfclk@550 ti,mux-clock ­*&'ž˜Pmcbsp3_sync_mux_ck@558 ti,mux-clock ­"#$ž˜X++func_mcbsp3_gfclk@558 ti,mux-clock ­+&'ž˜Xslimbus1_fclk_1@560ti,gate-clock­$ž ˜`slimbus1_fclk_0@560ti,gate-clock­"ž˜`slimbus1_fclk_2@560ti,gate-clock­&ž ˜`slimbus1_slimbus_clk@560ti,gate-clock­'ž ˜`timer5_sync_mux@568 ti,mux-clock­#,ž˜htimer6_sync_mux@570 ti,mux-clock­#,ž˜ptimer7_sync_mux@578 ti,mux-clock­#,ž˜xtimer8_sync_mux@580 ti,mux-clock­#,ž˜€dummy_ck fixed-clockŽclockdomainscm2@8000 ti,omap4-cm2˜€0clocksper_hsd_byp_clk_mux_ck@14c ti,mux-clock­-ž˜L..dpll_per_ck@140ti,omap4-dpll-clock­.˜@DLH//dpll_per_m2_ck@150ti,divider-clock­/«˜PÈ77dpll_per_x2_ck@150ti,omap4-dpll-x2-clock­/˜P00dpll_per_m2x2_ck@150ti,divider-clock­0«¶˜PÈß66dpll_per_m3x2_gate_ck@154 ti,composite-no-wait-gate-clock­0ž˜T11dpll_per_m3x2_div_ck@154ti,composite-divider-clock­0«˜TÈ22dpll_per_m3x2_ckti,composite-clock­12eedpll_per_m4x2_ck@158ti,divider-clock­0«¶˜XÈß88dpll_per_m5x2_ck@15cti,divider-clock­0«¶˜\Èß;;dpll_per_m6x2_ck@160ti,divider-clock­0«¶˜`Èß55dpll_per_m7x2_ck@164ti,divider-clock­0«¶˜dÈß>>dpll_usb_ck@180ti,omap4-dpll-j-type-clock­3˜€„Œˆ44dpll_usb_clkdcoldo_ck@1b4ti,fixed-factor-clock­4-¶˜´:ßdpll_usb_m2_ck@190ti,divider-clock­4«¶˜Èß99ducati_clk_mux_ck@100 ti,mux-clock­5˜func_12m_fclkfixed-factor-clock­6öfunc_24m_clkfixed-factor-clock­7ö$$func_24mc_fclkfixed-factor-clock­6öEEfunc_48m_fclk@108ti,divider-clock­6˜!CCfunc_48mc_fclkfixed-factor-clock­6ö<<func_64m_fclk@108ti,divider-clock­8˜!BBfunc_96m_fclk@108ti,divider-clock­6˜!??init_60m_fclk@104ti,divider-clock­9˜!HHper_abe_nc_fclk@108ti,divider-clock­!˜«@@aes1_fck@15a0ti,gate-clock­ž˜ aes2_fck@15a8ti,gate-clock­ž˜¨dss_sys_clk@1120ti,gate-clock­#ž ˜ ¤¤dss_tv_clk@1120ti,gate-clock­:ž ˜ ££dss_dss_clk@1120ti,gate-clock­;ž˜ H¢¢dss_48mhz_clk@1120ti,gate-clock­<ž ˜ ªªfdif_fck@1028ti,divider-clock­8ž«˜( gpio2_dbclk@1460ti,gate-clock­,ž˜`gpio3_dbclk@1468ti,gate-clock­,ž˜hgpio4_dbclk@1470ti,gate-clock­,ž˜pgpio5_dbclk@1478ti,gate-clock­,ž˜xgpio6_dbclk@1480ti,gate-clock­,ž˜€sgx_clk_mux@1220 ti,mux-clock­=>ž˜ hsi_fck@1338ti,divider-clock­6ž«˜8 iss_ctrlclk@1020ti,gate-clock­?ž˜ mcbsp4_sync_mux_ck@14e0 ti,mux-clock­?@ž˜àAAper_mcbsp4_gfclk@14e0 ti,mux-clock­A&ž˜àhsmmc1_fclk@1328 ti,mux-clock­B?ž˜(hsmmc2_fclk@1330 ti,mux-clock­B?ž˜0ocp2scp_usb_phy_phy_48m@13e0ti,gate-clock­Cž˜àsha2md5_fck@15c8ti,gate-clock­ž˜Èslimbus2_fclk_1@1538ti,gate-clock­Dž ˜8slimbus2_fclk_0@1538ti,gate-clock­Ež˜8slimbus2_slimbus_clk@1538ti,gate-clock­Fž ˜8smartreflex_core_fck@638ti,gate-clock­Gž˜8smartreflex_iva_fck@630ti,gate-clock­Gž˜0smartreflex_mpu_fck@628ti,gate-clock­Gž˜(cm2_dm10_mux@1428 ti,mux-clock­,ž˜(cm2_dm11_mux@1430 ti,mux-clock­,ž˜0cm2_dm2_mux@1438 ti,mux-clock­,ž˜8cm2_dm3_mux@1440 ti,mux-clock­,ž˜@cm2_dm4_mux@1448 ti,mux-clock­,ž˜Hcm2_dm9_mux@1450 ti,mux-clock­,ž˜Pusb_host_fs_fck@13d0ti,gate-clock­<ž˜ÐQQutmi_p1_gfclk@1358 ti,mux-clock­HIž˜XJJusb_host_hs_utmi_p1_clk@1358ti,gate-clock­Jž˜Xutmi_p2_gfclk@1358 ti,mux-clock­HKž˜XLLusb_host_hs_utmi_p2_clk@1358ti,gate-clock­Lž ˜Xusb_host_hs_utmi_p3_clk@1358ti,gate-clock­Hž ˜Xusb_host_hs_hsic480m_p1_clk@1358ti,gate-clock­9ž ˜Xusb_host_hs_hsic60m_p1_clk@1358ti,gate-clock­Hž ˜Xusb_host_hs_hsic60m_p2_clk@1358ti,gate-clock­Hž ˜Xusb_host_hs_hsic480m_p2_clk@1358ti,gate-clock­9ž˜Xusb_host_hs_func48mclk@1358ti,gate-clock­<ž˜Xusb_host_hs_fck@1358ti,gate-clock­Hž˜Xotg_60m_gfclk@1360 ti,mux-clock­MNž˜`OOusb_otg_hs_xclk@1360ti,gate-clock­Ož˜`usb_otg_hs_ick@1360ti,gate-clock­ž˜`usb_phy_cm_clk32k@640ti,gate-clock­,ž˜@ŸŸusb_tll_hs_usb_ch2_clk@1368ti,gate-clock­Hž ˜husb_tll_hs_usb_ch0_clk@1368ti,gate-clock­Hž˜husb_tll_hs_usb_ch1_clk@1368ti,gate-clock­Hž ˜husb_tll_hs_ick@1368ti,gate-clock­Pž˜hclockdomainsl3_init_clkdmti,clockdomain­4Qscm@2000ti,omap4-scm-coresimple-bus˜  z scm_conf@0syscon˜scm@100000%ti,omap4-scm-padconf-coresimple-bus zpinmux@40 ti,omap4-padconfpinctrl-single˜@–5 [yÿ–default¤RSpinmux_uart2_pins ®ØÚÜÞ€€pinmux_uart3_pins ®pinmux_uart4_pins®‚‚pinmux_twl6040_pins®à`‡‡pinmux_mcpdm_pins(®ÆÈÊÌΘ˜pinmux_dmic_pins ®ÐÒÔÖššpinmux_mcbsp1_pins ®¾ÀÂÄ››pinmux_mcbsp2_pins ®¶¸º¼œœpinmux_mcspi1_pins ®òôöøpinmux_dss_hdmi_pins®Z\^RRpinmux_tpd12s015_pins®"HX SSpinmux_i2c1_pins®â䃃pinmux_i2c2_pins®æ茌pinmux_i2c3_pins®êìpinmux_i2c4_pins®îðŽŽpinmux_wl12xx_gpio®<¶¶pinmux_wl12xx_pins8®:  ••pinmux_twl6030_pins®^A„„omap4_padconf_global@5a0sysconsimple-bus˜ p z pTTpbias_regulator@60ti,pbias-omap4ti,pbias-omap˜`ÂTpbias_mmc_omap4Épbias_mmc_omap4Øw@ð-ÆÀ’’l4@300000ti,omap4-l4-wkupsimple-bus z0counter@4000ti,omap-counter32k˜@  kcounter_32kprm@6000 ti,omap4-prm˜`0 ` clockssys_clkin_ck@110 ti,mux-clock­UVWXYZ[˜Èabe_dpll_bypass_clk_mux_ck@108 ti,mux-clock­,ž˜  abe_dpll_refclk_mux_ck@10c ti,mux-clock­,˜   dbgclk_mux_ckfixed-factor-clock­öl4_wkup_clk_mux_ck@108 ti,mux-clock­\˜GGsyc_clk_div_ck@100ti,divider-clock­˜«##gpio1_dbclk@1838ti,gate-clock­,ž˜8dmt1_clk_mux@1840 ti,mux-clock­,ž˜@usim_ck@1858ti,divider-clock­8ž˜X!]]usim_fclk@1858ti,gate-clock­]ž˜Xpmd_stm_clock_mux_ck@1a20 ti,mux-clock ­^_ž˜ ``pmd_trace_clk_mux_ck@1a20 ti,mux-clock ­^_ž˜ aastm_clk_div_ck@1a20ti,divider-clock­`ž«@˜  trace_clk_div_div_ck@1a20ti,divider-clock­až˜ !bbtrace_clk_div_ckti,clkdm-gate-clock­bccbandgap_fclk@1888ti,gate-clock­,ž˜ˆclockdomainsemu_sys_clkdmti,clockdomain­cscrm@a000ti,omap4-scrm˜  clocksauxclk0_src_gate_ck@310 ti,composite-no-wait-gate-clock­dž˜ffauxclk0_src_mux_ck@310ti,composite-mux-clock ­dež˜ggauxclk0_src_ckti,composite-clock­fghhauxclk0_ck@310ti,divider-clock­hž«˜xxauxclk1_src_gate_ck@314 ti,composite-no-wait-gate-clock­dž˜iiauxclk1_src_mux_ck@314ti,composite-mux-clock ­dež˜jjauxclk1_src_ckti,composite-clock­ijkkauxclk1_ck@314ti,divider-clock­kž«˜yyauxclk2_src_gate_ck@318 ti,composite-no-wait-gate-clock­dž˜llauxclk2_src_mux_ck@318ti,composite-mux-clock ­dež˜mmauxclk2_src_ckti,composite-clock­lmnnauxclk2_ck@318ti,divider-clock­nž«˜zzauxclk3_src_gate_ck@31c ti,composite-no-wait-gate-clock­dž˜ooauxclk3_src_mux_ck@31cti,composite-mux-clock ­dež˜ppauxclk3_src_ckti,composite-clock­opqqauxclk3_ck@31cti,divider-clock­qž«˜{{auxclk4_src_gate_ck@320 ti,composite-no-wait-gate-clock­dž˜ rrauxclk4_src_mux_ck@320ti,composite-mux-clock ­dež˜ ssauxclk4_src_ckti,composite-clock­rsttauxclk4_ck@320ti,divider-clock­tž«˜ ||auxclk5_src_gate_ck@324 ti,composite-no-wait-gate-clock­dž˜$uuauxclk5_src_mux_ck@324ti,composite-mux-clock ­dež˜$vvauxclk5_src_ckti,composite-clock­uvwwauxclk5_ck@324ti,divider-clock­wž«˜$}}auxclkreq0_ck@210 ti,mux-clock­xyz{|}ž˜auxclkreq1_ck@214 ti,mux-clock­xyz{|}ž˜auxclkreq2_ck@218 ti,mux-clock­xyz{|}ž˜auxclkreq3_ck@21c ti,mux-clock­xyz{|}ž˜auxclkreq4_ck@220 ti,mux-clock­xyz{|}ž˜ auxclkreq5_ck@224 ti,mux-clock­xyz{|}ž˜$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-single˜à@85 [yÿpinmux_twl6030_wkup_pins®……ocmcram@40304000 mmio-sram˜@0@ dma-controller@4a056000ti,omap4430-sdma˜J`0`    ~~gpio@4a310000ti,omap4-gpio˜J1 `kgpio1-?O 5——gpio@48055000ti,omap4-gpio˜HP `kgpio2?O 5gpio@48057000ti,omap4-gpio˜Hp `kgpio3?O 5gpio@48059000ti,omap4-gpio˜H ` kgpio4?O 5ˆˆgpio@4805b000ti,omap4-gpio˜H° `!kgpio5?O 5±±gpio@4805d000ti,omap4-gpio˜HÐ `"kgpio6?O 5°°elm@48078000ti,am3352-elm˜H€ `kelm [disabledgpmc@50000000ti,omap4430-gpmc˜P `b~grxtxq}kgpmc­´fck 5?Oserial@4806a000ti,omap4-uart˜H  `Hkuart1ŽÜlserial@4806c000ti,omap4-uart˜HÀ `Ikuart2ŽÜl¢IÜ–default¤€serial@48020000ti,omap4-uart˜H `Jkuart3ŽÜl¢J–default¤serial@4806e000ti,omap4-uart˜Hà `Fkuart4ŽÜl¢F–default¤‚spinlock@4a0f6000ti,omap4-hwspinlock˜J` kspinlock¶i2c@48070000 ti,omap4-i2c˜H `8ki2c1–default¤ƒŽ€twl@48˜H ` ti,twl6030 5–default¤„…rtcti,twl4030-rtc` regulator-vaux1ti,twl6030-vaux1ØB@ð-ÆÀ””regulator-vaux2ti,twl6030-vaux2ØO€ð*¹€regulator-vaux3ti,twl6030-vaux3ØB@ð-ÆÀregulator-vmmcti,twl6030-vmmcØO€ð-ÆÀ““regulator-vppti,twl6030-vppØw@ð&% regulator-vusimti,twl6030-vusimØO€ð,@ regulator-vdacti,twl6030-vdac««regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioÄ¥¥regulator-vusbti,twl6030-vusb††regulator-v1v8ti,twl6030-v1v8ĉ‰regulator-v2v1ti,twl6030-v2v1ÄŠŠusb-comparatorti,twl6030-usb` ؆pwmti,twl6030-pwmã²²pwmledti,twl6030-pwmledã³³gpadcti,twl6030-gpadc`îtwl@4b ti,twl6040˜K–default¤‡ `w ˆ‰Š(;‹J‹™™vibraYhw ˆ i2c@48072000 ti,omap4-i2c˜H  `9ki2c2–default¤ŒŽ€i2c@48060000 ti,omap4-i2c˜H `=ki2c3–default¤Ž€tmp105@48 ti,tmp105˜Hbh1780@29 rohm,bh1780˜)i2c@48350000 ti,omap4-i2c˜H5 `>ki2c4–default¤ŽŽ€hmc5843@1ehoneywell,hmc5843˜spi@48098000ti,omap4-mcspi˜H € `Akmcspi1™@b~#~$~%~&~'~(~)~* gtx0rx0tx1rx1tx2rx2tx3rx3–default¤eth@0ks8851§n6˜&`¹‘spi@4809a000ti,omap4-mcspi˜H   `Bkmcspi2™ b~+~,~-~.gtx0rx0tx1rx1spi@480b8000ti,omap4-mcspi˜H € `[kmcspi3™b~~gtx0rx0spi@480ba000ti,omap4-mcspi˜H   `0kmcspi4™b~F~Ggtx0rx0mmc@4809c000ti,omap4-hsmmc˜H À `Skmmc1ÄÑb~=~>gtxrxè’õ“mmc@480b4000ti,omap4-hsmmc˜H @ `Vkmmc2Ñb~/~0gtxrxõ” mmc@480ad000ti,omap4-hsmmc˜H Ð `^kmmc3Ñb~M~Ngtxrx [disabledmmc@480d1000ti,omap4-hsmmc˜H  ``kmmc4Ñb~9~:gtxrx [disabledmmc@480d5000ti,omap4-hsmmc˜H P `;kmmc5Ñb~;~<gtxrx–default¤•õ–wlcore@2 ti,wl1281˜&—`/Œº€CŒº€mmu@4a066000ti,omap4-iommu˜J` `kmmu_dspXmmu@55082000ti,omap4-iommu˜U  `dkmmu_ipuXewdt@4a314000ti,omap4-wdtti,omap3-wdt˜J1@€ `P kwd_timer2mcpdm@40132000ti,omap4-mcpdm˜@ I {mpudma `pkmcpdmb~A~Bgup_linkdn_link[okay–default¤˜­™´pdmclk´´dmic@4012e000ti,omap4-dmic˜@àIà{mpudma `rkdmicb~Cgup_link[okay–default¤šµµmcbsp@40122000ti,omap4-mcbsp˜@ ÿI ÿ{mpudma `…common•€kmcbsp1b~!~"gtxrx[okay–default¤›mcbsp@40124000ti,omap4-mcbsp˜@@ÿI@ÿ{mpudma `…common•€kmcbsp2b~~gtxrx[okay–default¤œmcbsp@40126000ti,omap4-mcbsp˜@`ÿI`ÿ{mpudma `…common•€kmcbsp3b~~gtxrx [disabledmcbsp@48096000ti,omap4-mcbsp˜H `ÿ{mpu `…common•€kmcbsp4b~~ gtxrx [disabledkeypad@4a31c000ti,omap4-keypad˜J1À€ `x{mpukkbd¤´Çf?ð* !"ç@ð%-./kAð4:,N0;Bð9<sð&i#$=Cr2j1žðg”•ÊË>ð`lÔdmm@4e000000 ti,omap4-dmm˜N `qkdmmemif@4c000000 ti,emif-4d˜L `nkemif1î÷#6?emif@4d000000 ti,emif-4d˜M `okemif2î÷#6?ocp2scp@4a0ad000ti,omap-ocp2scp˜J Ðzkocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2˜J ЀXMž­Ÿ´wkupclkY  mailbox@4a0f4000ti,omap4-mailbox˜J@ `kmailboxdp‚mbox_ipu ” Ÿmbox_dsp ” Ÿtimer@4a318000ti,omap3430-timer˜J1€€ `%ktimer1ªtimer@48032000ti,omap3430-timer˜H € `&ktimer2timer@48034000ti,omap4430-timer˜H@€ `'ktimer3timer@48036000ti,omap4430-timer˜H`€ `(ktimer4timer@40138000ti,omap4430-timer˜@€€I€€ `)ktimer5¹timer@4013a000ti,omap4430-timer˜@ €I € `*ktimer6¹timer@4013c000ti,omap4430-timer˜@À€IÀ€ `+ktimer7¹timer@4013e000ti,omap4430-timer˜@à€Ià€ `,ktimer8ƹtimer@4803e000ti,omap4430-timer˜Hà€ `-ktimer9Ætimer@48086000ti,omap3430-timer˜H`€ `.ktimer10Ætimer@48088000ti,omap4430-timer˜H€€ `/ktimer11Æusbhstll@4a062000 ti,usbhs-tll˜J  `N kusb_tll_hsusbhshost@4a064000ti,usbhs-host˜J@ kusb_host_hsz ­HIK3´refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2ohci@4a064800ti,ohci-omap3˜JH& `Lehci@4a064c00 ti,ehci-omap˜JL& `Mcontrol-phy@4a002300ti,control-phy-usb2˜J#{poweržžcontrol-phy@4a00233cti,control-phy-otghs˜J#<{otghs_control¡¡usb_otg_hs@4a0ab000ti,omap4-musb˜J °ÿ`\]…mcdma kusb_otg_hsÓ Û  àusb2-phyêõý M¡2aes@4b501000 ti,omap4-aeskaes˜KP  `Ub~o~ngtxrxdes@480a5000 ti,omap4-deskdes˜H P  `Rb~u~tgtxrxregulator-abb-mpu ti,abb-v2Éabb_mpu €­92J[okay˜J0{ÐJ0`{base-addressint-addressxZ£èO€èû1Èregulator-abb-iva ti,abb-v2Éabb_iva €­92J [disabled˜J0{ØJ0`{base-addressint-addressdss@58000000 ti,omap4-dss˜X€[ok kdss_core­¢´fckzdispc@58001000ti,omap4-dispc˜X ` kdss_dispc­¢´fckencoder@58002000ti,omap4-rfbi˜X  [disabled kdss_rfbi­¢´fckickencoder@58003000ti,omap4-venc˜X0 [disabled kdss_venc­£´fckencoder@58004000 ti,omap4-dsi˜X@XB@XC {protophypll `5[ok kdss_dsi1­¢¤ ´fcksys_clk¹¥portendpointf¦v§§displaytpo,taalpanel-dsi-cm|lcd0 ‚ˆportendpointf§¦¦encoder@58005000 ti,omap4-dsi˜XPXR@XS {protophypll `T[ok kdss_dsi2­¢¤ ´fcksys_clk¹¥portendpointf¨v©©displaytpo,taalpanel-dsi-cm|lcd1 ‚ˆportendpointf©¨¨encoder@58006000ti,omap4-hdmi ˜X`XbXcXd{wppllphycore `e[ok kdss_hdmi­ª¤ ´fcksys_clkb~L gaudio_txŽ«portendpointf¬··bandgap@4a002260˜J"`J#,ti,omap4430-bandgapš­­thermal-zonescpu_thermal°úÆèÔ­tripscpu_alert䆠ðГpassive®®cpu_critäèHðÐ “criticalcooling-mapsmap0û® ¯ÿÿÿÿÿÿÿÿlpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4  .;GWdq}Š—¦lpddr2-timings@0jedec,lpddr2-timings³˜–€¼ׄÅRËFPÐ:˜Ô¤Ý'âLçLëLð:˜÷| ÃP _ ~@ B@ p 'plpddr2-timings@1jedec,lpddr2-timings³˜–€¼ ëÂÅRËFPÐ:˜Ô¤Ý'â'çLëLð:˜÷| ÃP _ ~@ B@ p 'pfixedregulator-vdd-ethregulator-fixedÉVDD_ETHØ2Z ð2Z   ( :‘‘fixedregulator-vbatregulator-fixedÉVBATØ98pð98p :‹‹leds gpio-ledsdebug0|omap4:green:debug0 ˆdebug1|omap4:green:debug1 ˆ—debug2|omap4:green:debug2 ˆ—debug3|omap4:green:debug3 ˆ—debug4|omap4:green:debug4 ˆuser1|omap4:blue:user ˆ° user2|omap4:red:user ˆ° user3|omap4:green:user ˆ± pwmleds pwm-ledskpad|omap4::keypad L²w5” Qcharging|omap4:green:chrg L³w5” Qÿbacklightpwm-backlight L²w5”8 ` (2<FPZdnx r soundti,abe-twl6040 ‹SDP4430 ” ¦Ið ³´ ¼µ Ä™{ ÏHeadset StereophoneHSOLHeadset StereophoneHSOREarphone SpkEPExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRVibratorVIBRALVibratorVIBRARHSMICHeadset MicHeadset MicHeadset Mic BiasMAINMICMain Handset MicMain Handset MicMain Mic BiasSUBMICSub Handset MicSub Handset MicMain Mic BiasAFMLLine InAFMRLine InDMicDigital MicDigital MicDigital Mic1 Biaswl12xx_vmmc–default¤¶regulator-fixedÉvwl1271Øw@ðw@   àp(––encoder ti,tpd12s015$ˆ portsport@0˜endpointf·¬¬port@1˜endpointf¸¹¹connectorhdmi-connector|hdmi“cportendpointf¹¸¸ #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1display2device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsstatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highvddvibl-supplyvddvibr-supplyti,vibldrv-resti,vibrdrv-resti,viblmotor-resti,vibrmotor-resti,spi-num-csspi-max-frequencyvdd-supplyti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-cardref-clock-frequencytcxo-clock-frequency#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizekeypad,num-rowskeypad,num-columnslinux,keymaplinux,input-no-autorepeatphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmusb-phyphysphy-namesmultipointnum-epsram-bitsinterface-typemodepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_inforemote-endpointlaneslabelreset-gpiosvdda-supply#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedregulator-boot-onpwmsmax-brightnessbrightness-levelsdefault-brightness-levelti,modelti,jack-detectionti,mclk-freqti,mcpdmti,dmicti,twl6040ti,audio-routingstartup-delay-us