A8l( 4google,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniechosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/spi@ff110000/ec@0/i2c-tunnelmemorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12` @p@ @OOa sB@ ~ ' 9  K 0 *@8?KQcpu@501cpuarm,cortex-a12KQcpu@502cpuarm,cortex-a12KQcpu@503cpuarm,cortex-a12KQamba arm,amba-busYdma-controller@ff250000arm,pl330arm,primecell%@`8 kapb_pclkKQdma-controller@ff600000arm,pl330arm,primecell`@`8 kapb_pclk wdisableddma-controller@ffb20000arm,pl330arm,primecell@`8 kapb_pclkKRQRreserved-memoryYdma-unusable@fe000000oscillator fixed-clock~n6xin24mK Q timerarm,armv7-timer0   ~n6timer@ff810000rockchip,rk3288-timer  H 8 a ktimerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр 8Drvkbiuciuciu-driveciu-sample  @wokay# 5 >Z\fs defaultdwmmc@ff0d0000rockchip,rk3288-dw-mshcр 8Eswkbiuciuciu-driveciu-sample ! @wokay\default fsdwmmc@ff0e0000rockchip,rk3288-dw-mshcр 8Ftxkbiuciuciu-driveciu-sample "@ wdisableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр 8Guykbiuciuciu-driveciu-sample #@wokay>\default saradc@ff100000rockchip,saradc $8I[ksaradcapb_pclk wdisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8ARkspiclkapb_pclk/  4txrx ,default !"wokayec@0google,cros-ec-spi>& default#[-i2c-tunnelgoogle,cros-ec-i2c-tunnelmbq27500@55 ti,bq27500Ukeyboard-controllergoogle,cros-ec-keyb <};0DY1 d>"A#( C  \=@V B |)<?  + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BSkspiclkapb_pclk/ 4txrx -default$%&' wdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CTkspiclkapb_pclk/4txrx .default()*+wokay i2c@ff140000rockchip,rk3288-i2c >ki2c8Mdefault,wokay~2dtpm@20infineon,slb9645tt  i2c@ff150000rockchip,rk3288-i2c ?ki2c8Odefault-wokay~2,touchscreen@10elan,ekth3500&.default/0 #./1<1i2c@ff160000rockchip,rk3288-i2c @ki2c8Pdefault2wokay~2,trackpad@15elan,ekth3000& default3I4Ti2c@ff170000rockchip,rk3288-i2c Aki2c8Qdefault5wokay~,KZQZserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7bl8MUkbaudclkapb_pclkdefault 678wokayyMlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8bl8NVkbaudclkapb_pclkdefault9wokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9bl8OWkbaudclkapb_pclkdefault:wokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :bl8PXkbaudclkapb_pclkdefault; wdisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;bl8QYkbaudclkapb_pclkdefault< wdisabledthermal-zonesreserve_thermal=cpu_thermald=tripscpu_alert0ppassiveK>Q>cpu_alert1$passiveK?Q?cpu_crit_ criticalcooling-mapsmap0> map1? gpu_thermald=tripsgpu_alert0ppassiveK@Q@gpu_crit_ criticalcooling-mapsmap0@ tsadc@ff280000rockchip,rk3288-tsadc( %8HZktsadcapb_pclk tsadc-apbinitdefaultsleepA BA3swokayJaK=Q=ethernet@ff290000rockchip,rk3288-gmac) |macirqC88fgc]Mkstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB stmmaceth wdisabledusb@ff500000 generic-ehciP 8kusbhostDusbwokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T 8kotghostE usb2-phywokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X 8kotghost@@ F usb2-phywokayyz]usb@ff5c0000 generic-ehci\ 8kusbhost wdisabledi2c@ff650000rockchip,rk3288-i2ce <ki2c8LdefaultGwokay~2dpmic@1brockchip,rk808xin32kwifibt_32kin&Hdefault IJKT8DP\hLt4LLKoQoregulatorsDCDC_REG1vdd_arm q  $qKQregulator-state-mem9DCDC_REG2vdd_gpu 5 $qregulator-state-memRjB@DCDC_REG3 vcc135_ddrregulator-state-memRDCDC_REG4vcc_18w@ w@KQregulator-state-memRjw@LDO_REG1 vcc33_io2Z 2ZK4Q4regulator-state-memRj2ZLDO_REG3vdd_10B@ B@regulator-state-memRjB@LDO_REG7vdd10_lcd_pwren_h&% &%regulator-state-mem9SWITCH_REG1 vcc33_lcdKnQnregulator-state-mem9LDO_REG4 vccio_sdw@ 2ZKQregulator-state-mem9LDO_REG5 vcc33_sd2Z 2ZK Q regulator-state-mem9LDO_REG8 vcc33_ccd2Z 2Zregulator-state-memRj2ZLDO_REG22Z 2Z vcc33_touchK1Q1regulator-state-mem9SWITCH_REG2 vcc5v_touchregulator-state-mem9i2c@ff660000rockchip,rk3288-i2cf =ki2c8NdefaultMwokay~2 pwm@ff680000rockchip,rk3288-pwmhdefaultN8^kpwm wdisabledpwm@ff680010rockchip,rk3288-pwmhdefaultO8^kpwmwokaypwm@ff680020rockchip,rk3288-pwmh defaultP8^kpwm wdisabledpwm@ff680030rockchip,rk3288-pwmh0defaultQ8^kpwm wdisabledbus_intmem@ff700000 mmio-sramp Ypsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdsKQpower-controller!rockchip,rk3288-power-controlleryh KUQUpd_vio 8chgfdehilkjpd_hevc 8oppd_video 8pd_gpu 8syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruvCHyjk$#gׄeрxhрxhKQsyscon@ff770000rockchip,rk3288-grfsysconwKCQCwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt8p Owokaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif khclkmclk8T/R4tx UdefaultSC wdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s U/RR4txrxki2s_hclki2s_clk8RdefaultT wdisabledcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 8}kaclkhclksclkapb_pclk crypto-rstwokayvop@ff930000rockchip,rk3288-vop 8kaclk_vopdclk_vophclk_vopU def axiahbdclkVwokayportK Q endpoint@0 WK[Q[iommu@ff930300rockchip,iommu  |vopb_mmuU wokayKVQVvop@ff940000rockchip,rk3288-vop 8kaclk_vopdclk_vophclk_vopU  axiahbdclkX wdisabledportK Q endpoint@0 YK\Q\iommu@ff940300rockchip,iommu  |vopl_mmuU  wdisabledKXQXhdmi@ff980000rockchip,rk3288-dw-hdmilC g8hm kiahbisfrU wokay*Zportsportendpoint@0 [KWQWendpoint@1 \KYQYinterrupt-controller@ffc01000 arm,gic-4006K  @ `   KQefuse@ffb40000rockchip,rockchip-efuse 8q kpclk_efusecpu_leakage@17phyrockchip,rk3288-usb-phyCwokayusb-phy0\ 8]kphyclkKFQFusb-phy1\48^kphyclkKDQDusb-phy2\H8_kphyclkKEQEpinctrlrockchip,rk3288-pinctrlCYdefaultsleep]^ ]_gpio0@ff750000rockchip,gpio-banku Q8@gw6KKHQHgpio1@ff780000rockchip,gpio-bankx R8Agw6Kgpio2@ff790000rockchip,gpio-banky S8Bgw6KK.Q.gpio3@ff7a0000rockchip,gpio-bankz T8Cgw6Kgpio4@ff7b0000rockchip,gpio-bank{ U8Dgw6KKrQrgpio5@ff7c0000rockchip,gpio-bank| V8Egw6KKkQkgpio6@ff7d0000rockchip,gpio-bank} W8Fgw6Kgpio7@ff7e0000rockchip,gpio-bank~ X8Ggw6KK Q gpio8@ff7f0000rockchip,gpio-bank Y8Hgw6Khdmihdmi-ddc ``vcc50-hdmi-en`KuQupcfg-pull-upKaQapcfg-pull-downKdQdpcfg-pull-noneK`Q`pcfg-pull-none-12ma KcQcsleepglobal-pwroff`K]Q]ddrio-pwroff`ddr0-retentionaddr1-retentionai2c0i2c0-xfer ``KGQGi2c1i2c1-xfer ``K,Q,i2c2i2c2-xfer  ` `KMQMi2c3i2c3-xfer ``K-Q-i2c4i2c4-xfer ``K2Q2i2c5i2c5-xfer ``K5Q5i2s0i2s0-bus```````KTQTsdmmcsdmmc-clkbKQsdmmc-cmdbKQsdmmc-cdasdmmc-bus1asdmmc-bus4@bbbbKQsdmmc-cd-disabled`KQsdmmc-cd-gpio`KQsdio0sdio0-bus1asdio0-bus4@bbbbKQsdio0-cmdbKQsdio0-clkbKQsdio0-cdasdio0-wpasdio0-pwrasdio0-bkpwrasdio0-intawifienable-h`KqQqbt-enable-l`KpQpsdio1sdio1-bus1asdio1-bus4@aaaasdio1-cdasdio1-wpasdio1-bkpwrasdio1-intasdio1-cmdasdio1-clk`sdio1-pwr aemmcemmc-clkbKQemmc-cmdbKQemmc-pwr aemmc-bus1aemmc-bus4@aaaaemmc-bus8bbbbbbbbKQemmc-reset `KmQmspi0spi0-clk aKQspi0-cs0 aK"Q"spi0-txaK Q spi0-rxaK!Q!spi0-cs1aspi1spi1-clk aK$Q$spi1-cs0 aK'Q'spi1-rxaK&Q&spi1-txaK%Q%spi2spi2-cs1aspi2-clkaK(Q(spi2-cs0aK+Q+spi2-rxaK*Q*spi2-tx aK)Q)uart0uart0-xfer a`K6Q6uart0-ctsaK7Q7uart0-rts`K8Q8uart1uart1-xfer a `K9Q9uart1-cts auart1-rts `uart2uart2-xfer a`K:Q:uart3uart3-xfer a`K;Q;uart3-cts auart3-rts `uart4uart4-xfer  a `K<Q<uart4-ctsauart4-rts`tsadcotp-gpio `KAQAotp-out `KBQBpwm0pwm0-pin`KNQNpwm1pwm1-pin`KOQOpwm2pwm2-pin`KPQPpwm3pwm3-pin`KQQQgmacrgmii-pins````cccc``` cc``rmii-pins``````````spdifspdif-tx `KSQSpcfg-pull-none-drv-8maKbQbpcfg-pull-up-drv-8mapcfg-output-highKfQfpcfg-output-lowKeQebuttonspwr-key-laKgQgap-lid-int-laKhQhvolum-down-l aKiQivolum-up-l aKjQjpmicpmic-int-laKIQIdvs-1 dKJQJdvs-2dKKQKrebootap-warm-reset-h `KlQlrecovery-switchrec-mode-l atpmtpm-int-h`write-protectfw-wp-ap`chargerac-present-apaKvQvcros-ecec-int`K#Q#suspendsuspend-l-wakeeK^Q^suspend-l-sleepfK_Q_trackpadtrackpad-intaK3Q3usb-hosthost1-pwr-en `KwQwusbotg-pwren-h `KxQxbacklightbl_pwr_en `KyQybuck-5vdrv-5v`KtQtlcdlcd-en`KzQzavdd-1v8-disp-en `K{Q{prochotgpio-prochot`touchscreentouch-int`K/Q/touch-rst`K0Q0gpio-keys gpio-keysdefaultghijpowerPower 8Htd lidLid 8H  volum_down Volum_down 8k rdvolum_up Volum_up 8k sdgpio-restart gpio-restart 8H defaultl $emmc-pwrseqmmc-pwrseq-emmcmdefault #. KQio-domains"rockchip,rk3288-io-voltage-domainC -4 7 B P4 `4 nn z sdio-pwrseqmmc-pwrseq-simple8o kext_clockdefaultpq #rKQvcc-5vregulator-fixedvcc_5vLK@ LK@ s  defaulttKLQLvcc33-sysregulator-fixed vcc33_sys2Z 2Z sKQvcc50-hdmiregulator-fixed vcc50_hdmi L  kdefaultugpio-charger gpio-charger mains 8Hdefaultvvccsysregulator-fixedvccsysKsQsvcc5-host1-regulatorregulator-fixed  H defaultw vcc5_host1vcc5v-otg-regulatorregulator-fixed  H defaultx vcc5_host2backlight-regulatorregulator-fixed  . defaultybacklight_regulator  :panel-regulatorregulator-fixed  defaultzpanel_regulator vcc18-lcdregulator-fixed  . default{ vcc18_lcd  #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0broken-cdcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removable#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyvcc-supplywakeup-sourcereg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cells#reset-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cells#phy-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervalgpio-key,wakeuplinux,input-typeprioritybb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplysdcard-supplyvin-supplyenable-active-highgpiocharger-typestartup-delay-us