8|( BDFcompulab,omap3-sbc-t3530compulab,omap3-cm-t3530ti,omap34xxti,omap3&!7CompuLab SBC-T3530 with CM-T3530chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000 d/connector@0 m/connector@1memoryvmemorycpuscpu@0arm,cortex-a8vcpucpu(HАg8 Odp` 'ppmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single08$AdefaultOpinmux_uart3_pinsYnpmspinmux_mmc1_pins0Ymspinmux_green_led_pinsYm s pinmux_dss_dpi_pins_commonYmspinmux_dss_dpi_pins_cm_t35x0Ymspinmux_ads7846_pinsYmspinmux_mcspi1_pins Ymspinmux_i2c1_pinsYmspinmux_mcbsp2_pins Y mspinmux_smsc1_pinsYjmspinmux_hsusb0_pins`Yrtvxz|~mspinmux_twl4030_pinsYAmspinmux_mmc2_pinsPY(*,.02468:mspinmux_smsc2_pinsYmspinmux_tfp410_pinsYmspinmux_i2c3_pinsYmspinmux_sb_t35_audio_ampYmspinmux_sb_t35_usb_hub_pinsYmsscm_conf@270sysconsimple-busp0 p0mspbias_regulatorti,pbias-omap3ti,pbias-omap{pbias_mmc_omap2430pbias_mmc_omap2430w@-msclocksmcbsp5_mux_fckti,composite-mux-clockhm s mcbsp5_fckti,composite-clock mcbsp1_mux_fckti,composite-mux-clockm s mcbsp1_fckti,composite-clock mcbsp2_mux_fckti,composite-mux-clock msmcbsp2_fckti,composite-clock mcbsp3_mux_fckti,composite-mux-clock hmsmcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock hmsmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \$pinmux_twl4030_vpins Ymsaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ck fixed-clockYmsosc_sys_ck ti,mux-clock @mssys_ckti,divider-clockpmssys_clkout1ti,gate-clock pdpll3_x2_ckfixed-factor-clock'dpll3_m2x2_ckfixed-factor-clock'msdpll4_x2_ckfixed-factor-clock'corex2_fckfixed-factor-clock'm s wkup_l4_ickfixed-factor-clock'mOsOcorex2_d3_fckfixed-factor-clock 'mscorex2_d5_fckfixed-factor-clock 'msclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clockmAsAvirt_12m_ck fixed-clockmsvirt_13m_ck fixed-clock]@msvirt_19200000_ck fixed-clock$msvirt_26000000_ck fixed-clockmsvirt_38_4m_ck fixed-clockImsdpll4_ckti,omap3-dpll-per-clock D 0msdpll4_m2_ckti,divider-clock? Hm!s!dpll4_m2x2_mul_ckfixed-factor-clock!'m"s"dpll4_m2x2_ckti,gate-clock" 1m#s#omap_96m_alwon_fckfixed-factor-clock#'m*s*dpll3_ckti,omap3-dpll-core-clock @ 0msdpll3_m3_ckti,divider-clock@m$s$dpll3_m3x2_mul_ckfixed-factor-clock$'m%s%dpll3_m3x2_ckti,gate-clock%  1m&s&emu_core_alwon_ckfixed-factor-clock&'mcscsys_altclk fixed-clockm/s/mcbsp_clks fixed-clockmsdpll3_m2_ckti,divider-clock @mscore_ckfixed-factor-clock'm's'dpll1_fckti,divider-clock' @m(s(dpll1_ckti,omap3-dpll-clock(  $ @ 4msdpll1_x2_ckfixed-factor-clock'm)s)dpll1_x2m2_ckti,divider-clock) Dm=s=cm_96m_fckfixed-factor-clock*'m+s+omap_96m_fck ti,mux-clock+ @mFsFdpll4_m3_ckti,divider-clock @m,s,dpll4_m3x2_mul_ckfixed-factor-clock,'m-s-dpll4_m3x2_ckti,gate-clock- 1m.s.omap_54m_fck ti,mux-clock./ @m9s9cm_96m_d2_fckfixed-factor-clock+'m0s0omap_48m_fck ti,mux-clock0/ @m1s1omap_12m_fckfixed-factor-clock1'mHsHdpll4_m4_ckti,divider-clock @m2s2dpll4_m4x2_mul_ckti,fixed-factor-clock2GUbm3s3dpll4_m4x2_ckti,gate-clock3 1bmsdpll4_m5_ckti,divider-clock?@m4s4dpll4_m5x2_mul_ckti,fixed-factor-clock4GUbm5s5dpll4_m5x2_ckti,gate-clock5 1bmkskdpll4_m6_ckti,divider-clock?@m6s6dpll4_m6x2_mul_ckfixed-factor-clock6'm7s7dpll4_m6x2_ckti,gate-clock7 1m8s8emu_per_alwon_ckfixed-factor-clock8'mdsdclkout2_src_gate_ck ti,composite-no-wait-gate-clock' pm:s:clkout2_src_mux_ckti,composite-mux-clock'+9 pm;s;clkout2_src_ckti,composite-clock:;m<s<sys_clkout2ti,divider-clock<@ pumpu_ckfixed-factor-clock='m>s>arm_fckti,divider-clock> $emu_mpu_alwon_ckfixed-factor-clock>'mesel3_ickti,divider-clock' @m?s?l4_ickti,divider-clock? @m@s@rm_ickti,divider-clock@ @gpt10_gate_fckti,composite-gate-clock  mBsBgpt10_mux_fckti,composite-mux-clockA @mCsCgpt10_fckti,composite-clockBCgpt11_gate_fckti,composite-gate-clock  mDsDgpt11_mux_fckti,composite-mux-clockA @mEsEgpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockF'msmmchs2_fckti,wait-gate-clock msmmchs1_fckti,wait-gate-clock msi2c3_fckti,wait-gate-clock msi2c2_fckti,wait-gate-clock msi2c1_fckti,wait-gate-clock msmcbsp5_gate_fckti,composite-gate-clock  msmcbsp1_gate_fckti,composite-gate-clock  m s core_48m_fckfixed-factor-clock1'mGsGmcspi4_fckti,wait-gate-clockG msmcspi3_fckti,wait-gate-clockG msmcspi2_fckti,wait-gate-clockG msmcspi1_fckti,wait-gate-clockG msuart2_fckti,wait-gate-clockG msuart1_fckti,wait-gate-clockG  mscore_12m_fckfixed-factor-clockH'mIsIhdq_fckti,wait-gate-clockI mscore_l3_ickfixed-factor-clock?'mJsJsdrc_ickti,wait-gate-clockJ msgpmc_fckfixed-factor-clockJ'core_l4_ickfixed-factor-clock@'mKsKmmchs2_ickti,omap3-interface-clockK msmmchs1_ickti,omap3-interface-clockK mshdq_ickti,omap3-interface-clockK msmcspi4_ickti,omap3-interface-clockK msmcspi3_ickti,omap3-interface-clockK msmcspi2_ickti,omap3-interface-clockK msmcspi1_ickti,omap3-interface-clockK msi2c3_ickti,omap3-interface-clockK msi2c2_ickti,omap3-interface-clockK msi2c1_ickti,omap3-interface-clockK msuart2_ickti,omap3-interface-clockK msuart1_ickti,omap3-interface-clockK  msgpt11_ickti,omap3-interface-clockK  msgpt10_ickti,omap3-interface-clockK  msmcbsp5_ickti,omap3-interface-clockK  msmcbsp1_ickti,omap3-interface-clockK  msomapctrl_ickti,omap3-interface-clockK msdss_tv_fckti,gate-clock9msdss_96m_fckti,gate-clockFmsdss2_alwon_fckti,gate-clockmsdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock mLsLgpt1_mux_fckti,composite-mux-clockA @mMsMgpt1_fckti,composite-clockLMaes2_ickti,omap3-interface-clockK mswkup_32k_fckfixed-factor-clockA'mNsNgpio1_dbckti,gate-clockN mssha12_ickti,omap3-interface-clockK mswdt2_fckti,wait-gate-clockN mswdt2_ickti,omap3-interface-clockO mswdt1_ickti,omap3-interface-clockO msgpio1_ickti,omap3-interface-clockO msomap_32ksync_ickti,omap3-interface-clockO msgpt12_ickti,omap3-interface-clockO msgpt1_ickti,omap3-interface-clockO msper_96m_fckfixed-factor-clock*'m s per_48m_fckfixed-factor-clock1'mPsPuart3_fckti,wait-gate-clockP msgpt2_gate_fckti,composite-gate-clockmQsQgpt2_mux_fckti,composite-mux-clockA@mRsRgpt2_fckti,composite-clockQRgpt3_gate_fckti,composite-gate-clockmSsSgpt3_mux_fckti,composite-mux-clockA@mTsTgpt3_fckti,composite-clockSTgpt4_gate_fckti,composite-gate-clockmUsUgpt4_mux_fckti,composite-mux-clockA@mVsVgpt4_fckti,composite-clockUVgpt5_gate_fckti,composite-gate-clockmWsWgpt5_mux_fckti,composite-mux-clockA@mXsXgpt5_fckti,composite-clockWXgpt6_gate_fckti,composite-gate-clockmYsYgpt6_mux_fckti,composite-mux-clockA@mZsZgpt6_fckti,composite-clockYZgpt7_gate_fckti,composite-gate-clockm[s[gpt7_mux_fckti,composite-mux-clockA@m\s\gpt7_fckti,composite-clock[\gpt8_gate_fckti,composite-gate-clock m]s]gpt8_mux_fckti,composite-mux-clockA@m^s^gpt8_fckti,composite-clock]^gpt9_gate_fckti,composite-gate-clock m_s_gpt9_mux_fckti,composite-mux-clockA@m`s`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockA'masagpio6_dbckti,gate-clockamsgpio5_dbckti,gate-clockamsgpio4_dbckti,gate-clockamsgpio3_dbckti,gate-clockamsgpio2_dbckti,gate-clocka mswdt3_fckti,wait-gate-clocka msper_l4_ickfixed-factor-clock@'mbsbgpio6_ickti,omap3-interface-clockbmsgpio5_ickti,omap3-interface-clockbmsgpio4_ickti,omap3-interface-clockbmsgpio3_ickti,omap3-interface-clockbmsgpio2_ickti,omap3-interface-clockb mswdt3_ickti,omap3-interface-clockb msuart3_ickti,omap3-interface-clockb msuart4_ickti,omap3-interface-clockbmsgpt9_ickti,omap3-interface-clockb msgpt8_ickti,omap3-interface-clockb msgpt7_ickti,omap3-interface-clockbmsgpt6_ickti,omap3-interface-clockbmsgpt5_ickti,omap3-interface-clockbmsgpt4_ickti,omap3-interface-clockbmsgpt3_ickti,omap3-interface-clockbmsgpt2_ickti,omap3-interface-clockbmsmcbsp2_ickti,omap3-interface-clockbmsmcbsp3_ickti,omap3-interface-clockbmsmcbsp4_ickti,omap3-interface-clockbmsmcbsp2_gate_fckti,composite-gate-clockm s mcbsp3_gate_fckti,composite-gate-clockmsmcbsp4_gate_fckti,composite-gate-clockmsemu_src_mux_ck ti,mux-clockcde@mfsfemu_src_ckti,clkdm-gate-clockfmgsgpclk_fckti,divider-clockg@pclkx2_fckti,divider-clockg@atclk_fckti,divider-clockg@traceclk_src_fck ti,mux-clockcde@mhshtraceclk_fckti,divider-clockh @secure_32k_fck fixed-clockmisigpt12_fckfixed-factor-clocki'wdt1_fckfixed-factor-clocki'security_l4_ick2fixed-factor-clock@'mjsjaes1_ickti,omap3-interface-clockj rng_ickti,omap3-interface-clockj sha11_ickti,omap3-interface-clockj des1_ickti,omap3-interface-clockj cam_mclkti,gate-clockkbcam_ick!ti,omap3-no-wait-interface-clock@mscsi2_96m_fckti,gate-clockmssecurity_l3_ickfixed-factor-clock?'mlslpka_ickti,omap3-interface-clockl icr_ickti,omap3-interface-clockK des2_ickti,omap3-interface-clockK mspro_ickti,omap3-interface-clockK mailboxes_ickti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@'mssssr1_fckti,wait-gate-clock sr2_fckti,wait-gate-clock sr_l4_ickfixed-factor-clock@'dpll2_fckti,divider-clock'@mmsmdpll2_ckti,omap3-dpll-clockm$@4mnsndpll2_m2_ckti,divider-clocknDmosoiva2_ckti,wait-gate-clockomsmodem_fckti,omap3-interface-clock mssad2d_ickti,omap3-interface-clock? msmad2d_ickti,omap3-interface-clock? msmspro_fckti,wait-gate-clock ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock  mpspssi_ssr_div_fck_3430es2ti,composite-divider-clock  @$mqsqssi_ssr_fck_3430es2ti,composite-clockpqmrsrssi_sst_fck_3430es2fixed-factor-clockr'mshsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clockJ msssi_ick_3430es2ti,omap3-ssi-interface-clocks msusim_gate_fckti,composite-gate-clockF  m~s~sys_d2_ckfixed-factor-clock'musuomap_96m_d2_fckfixed-factor-clockF'mvsvomap_96m_d4_fckfixed-factor-clockF'mwswomap_96m_d8_fckfixed-factor-clockF'mxsxomap_96m_d10_fckfixed-factor-clockF' mysydpll5_m2_d4_ckfixed-factor-clockt'mzszdpll5_m2_d8_ckfixed-factor-clockt'm{s{dpll5_m2_d16_ckfixed-factor-clockt'm|s|dpll5_m2_d20_ckfixed-factor-clockt'm}s}usim_mux_fckti,composite-mux-clock(uvwxyz{|} @msusim_fckti,composite-clock~usim_ickti,omap3-interface-clockO  msdpll5_ckti,omap3-dpll-clock  $ L 4msdpll5_m2_ckti,divider-clock Pmtstsgx_gate_fckti,composite-gate-clock' mscore_d3_ckfixed-factor-clock''mscore_d4_ckfixed-factor-clock''mscore_d6_ckfixed-factor-clock''msomap_192m_alwon_fckfixed-factor-clock#'mscore_d2_ckfixed-factor-clock''mssgx_mux_fckti,composite-mux-clock + @mssgx_fckti,composite-clocksgx_ickti,wait-gate-clock? mscpefuse_fckti,gate-clock msts_fckti,gate-clockA msusbtll_fckti,wait-gate-clockt msusbtll_ickti,omap3-interface-clockK msmmchs3_ickti,omap3-interface-clockK msmmchs3_fckti,wait-gate-clock msdss1_alwon_fck_3430es2ti,dss-gate-clockbmsdss_ick_3430es2ti,omap3-dss-interface-clock@msusbhost_120m_fckti,gate-clocktmsusbhost_48m_fckti,dss-gate-clock1msusbhost_ickti,omap3-dss-interface-clock@msclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH msdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `msgpio@48310000ti,omap3-gpioH1gpio1 gpio@49050000ti,omap3-gpioIgpio2 msgpio@49052000ti,omap3-gpioI gpio3 msgpio@49054000ti,omap3-gpioI@ gpio4 gpio@49056000ti,omap3-gpioI`!gpio5 gpio@49058000ti,omap3-gpioI"gpio6 msserial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lserial@49020000ti,omap3-uartIJ56txrxuart3lAdefaultOi2c@48070000 ti,omap3-i2cH8txrxi2c1AdefaultOat24@50 at24,24c02,Ptwl@48H& ti,twl4030AdefaultOaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci 5watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' msregulator-vdacti,twl4030-vdacw@w@msregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0msregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5msregulator-vusb1v8ti,twl4030-vusb1v8msregulator-vusb3v1ti,twl4030-vusb3v1msregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio COmstwl4030-usbti,twl4030-usb Zhvmspwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad$0iglj. madcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrxi2c2i2c@48060000 ti,omap3-i2cH=txrxi2c3AdefaultOat24@50 at24,24c02,Pmailbox@48094000ti,omap3-mailboxmailboxH @dsp   spi@48098000ti,omap2-mcspiH Amcspi1+@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3AdefaultOads7846@0AdefaultO ti,ads78469D`& Vclu~ spi@4809a000ti,omap2-mcspiH Bmcspi2+ +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi3+ tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi4+FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrxAdefaultO  mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxAdefaultO ,mmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx ?disabledmmu@480bd400Fti,omap2-iommuH mmu_ispSmsmmu@5d000000Fti,omap2-iommu]mmu_iva ?disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@cmpu ;< mcommontxrx}mcbsp1 txrx ?disabledmcbsp@49022000ti,omap3-mcbspI I cmpusidetone>?mcommontxrxsidetone}mcbsp2mcbsp2_sidetone!"txrx?okAdefaultOm s mcbsp@49024000ti,omap3-mcbspI@I cmpusidetoneYZmcommontxrxsidetone}mcbsp3mcbsp3_sidetonetxrx ?disabledmcbsp@49026000ti,omap3-mcbspI`cmpu 67 mcommontxrx}mcbsp4txrx ?disabledmcbsp@48096000ti,omap3-mcbspH `cmpu QR mcommontxrx}mcbsp5txrx ?disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs ehci-phy ehci-phyohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx0,-nand@0,0  sw/=xOxapxxZZH<x$x5GZpartition@0_xloaderpartition@0x80000_ubootpartition@0x260000_uboot environment&partition@0x2a0000_linux*@partition@0x6a0000_rootfsjethernet@gpmcsmsc,lan9221smsc,lan9115e p/=Oap(--$xKKG5AdefaultO& ethernet@4,0smsc,lan9221smsc,lan9115AdefaultO& e p/=Oap(--$xKKG5usb_otg_hs@480ab000ti,omap3-musbH \]mmcdma usb_otg_hs+6> AdefaultOGV ^usb2-phyh2dss@48050000 ti,omap3-dssH?ok dss_corefckAdefaultOdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H cprotophypll ?disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH ?disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH ?ok dss_vencfcknportendpointzm s portendpointzmsssi-controller@48058000 ti,omap3-ssissi?okHHcsysgddGmgdd_mpu r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHctxrx&CDssi-port@4805b000ti,omap3-ssi-portHHctxrx&EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$$isp@480bc000 ti,omap3-ispH H |{portsleds gpio-ledsAdefaultO ledb _cm-t3x:green  heartbeathsusb1_power_regregulator-fixed hsusb1_vbus2Z2Zpm s hsusb2_power_regregulator-fixed hsusb2_vbus2Z2Zpm s hsusb1_phyusb-nop-xceiv9  mshsusb2_phyusb-nop-xceiv9  msads7846-regregulator-fixed ads7846-reg2Z2Zmsconnector@1svideo-connector_tvportendpointz mssoundti,omap-twl4030cm-t35 regulator-vddvarioregulator-fixed vddvariomsregulator-vdd33aregulator-fixedvdd33amsregulator-mmc2-sdio-resetregulator-fixedregulator-mmc2-sdio-reset2Z2Z ^ msencoder@0 ti,tfp410 AdefaultOportsport@0endpoint@0zmsport@1endpoint@0zmsconnector@0dvi-connector_dviportendpointzmsaudio_ampregulator-fixed audio_ampAdefaultO ^ 0 #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplycd-gpiosnon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-typelinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highpowerdown-gpiosenable-active-low