8(Qincostartec,omap3-lilly-dbb056incostartec,omap3-lilly-a83xti,omap36xxti,omap3&"7INCOstartec LILLY-DBB056 (DM3730)chosenA=console=ttyO0,115200n8 vt.global_cursor_default=0 consoleblank=0aliasesF/ocp/i2c@48070000K/ocp/i2c@48072000P/ocp/i2c@48060000U/ocp/serial@4806a000]/ocp/serial@4806c000e/ocp/serial@49020000m/ocp/serial@49042000memoryumemorycpuscpu@0arm,cortex-a8ucpucpus 'O 57pmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single084defaultBpinmux_uart1_pins LLNPR`fpinmux_uart2_pinsL@B`fpinmux_uart3_pinsLnp`fpinmux_i2c1_pinsL`fpinmux_i2c2_pinsL`fpinmux_i2c3_pinsL`fpinmux_hsusb1_pinsL`fpinmux_hsusb_otg_pins`Lrtvxz|~`fpinmux_mmc1_pins0L`fpinmux_spi2_pins L`fpinmux_twl4030_pinsLA`fpinmux_lan9117_pinsL`fpinmux_gpio4_pinsL`fpinmux_gpio5_pinsL\`fpinmux_lcd_pinsL`fpinmux_mmc2_pins`L(*,.02468:jl`fpinmux_spi1_pins L`fscm_conf@270sysconsimple-busp0 p0`fpbias_regulatorti,pbias-omap3ti,pbias-omapnpbias_mmc_omap2430upbias_mmc_omap2430w@-`fclocksmcbsp5_mux_fckti,composite-mux-clockh`fmcbsp5_fckti,composite-clockmcbsp1_mux_fckti,composite-mux-clock` f mcbsp1_fckti,composite-clock mcbsp2_mux_fckti,composite-mux-clock ` f mcbsp2_fckti,composite-clock mcbsp3_mux_fckti,composite-mux-clock h`fmcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock h`fmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \4defaultpinmux_lan9221_pinsLZ`fpinmux_tsc2048_pinsL`fpinmux_mmc1cd_pinsLV`fpinmux_twl4030_vpins L`faes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ck fixed-clockY`fosc_sys_ck ti,mux-clock @`fsys_ckti,divider-clockp`fsys_clkout1ti,gate-clock pdpll3_x2_ckfixed-factor-clockdpll3_m2x2_ckfixed-factor-clock`fdpll4_x2_ckfixed-factor-clockcorex2_fckfixed-factor-clock`fwkup_l4_ickfixed-factor-clock`NfNcorex2_d3_fckfixed-factor-clock`fcorex2_d5_fckfixed-factor-clock`fclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clock`@f@virt_12m_ck fixed-clock`fvirt_13m_ck fixed-clock]@`fvirt_19200000_ck fixed-clock$`fvirt_26000000_ck fixed-clock`fvirt_38_4m_ck fixed-clockI`fdpll4_ckti,omap3-dpll-per-j-type-clock D 0`fdpll4_m2_ckti,divider-clock? H` f dpll4_m2x2_mul_ckfixed-factor-clock `!f!dpll4_m2x2_ckti,hsdiv-gate-clock! $`"f"omap_96m_alwon_fckfixed-factor-clock"`)f)dpll3_ckti,omap3-dpll-core-clock @ 0`fdpll3_m3_ckti,divider-clock@`#f#dpll3_m3x2_mul_ckfixed-factor-clock#`$f$dpll3_m3x2_ckti,hsdiv-gate-clock$  $`%f%emu_core_alwon_ckfixed-factor-clock%`bfbsys_altclk fixed-clock`.f.mcbsp_clks fixed-clock`fdpll3_m2_ckti,divider-clock @`fcore_ckfixed-factor-clock`&f&dpll1_fckti,divider-clock& @`'f'dpll1_ckti,omap3-dpll-clock'  $ @ 4`fdpll1_x2_ckfixed-factor-clock`(f(dpll1_x2m2_ckti,divider-clock( D`<f<cm_96m_fckfixed-factor-clock)`*f*omap_96m_fck ti,mux-clock* @`EfEdpll4_m3_ckti,divider-clock @`+f+dpll4_m3x2_mul_ckfixed-factor-clock+`,f,dpll4_m3x2_ckti,hsdiv-gate-clock, $`-f-omap_54m_fck ti,mux-clock-. @`8f8cm_96m_d2_fckfixed-factor-clock*`/f/omap_48m_fck ti,mux-clock/. @`0f0omap_12m_fckfixed-factor-clock0`GfGdpll4_m4_ckti,divider-clock @`1f1dpll4_m4x2_mul_ckti,fixed-factor-clock1:HU`2f2dpll4_m4x2_ckti,gate-clock2 $U`fdpll4_m5_ckti,divider-clock?@`3f3dpll4_m5x2_mul_ckti,fixed-factor-clock3:HU`4f4dpll4_m5x2_ckti,hsdiv-gate-clock4 $U`jfjdpll4_m6_ckti,divider-clock?@`5f5dpll4_m6x2_mul_ckfixed-factor-clock5`6f6dpll4_m6x2_ckti,hsdiv-gate-clock6 $`7f7emu_per_alwon_ckfixed-factor-clock7`cfcclkout2_src_gate_ck ti,composite-no-wait-gate-clock& p`9f9clkout2_src_mux_ckti,composite-mux-clock&*8 p`:f:clkout2_src_ckti,composite-clock9:`;f;sys_clkout2ti,divider-clock;@ phmpu_ckfixed-factor-clock<`=f=arm_fckti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=`dfdl3_ickti,divider-clock& @`>f>l4_ickti,divider-clock> @`?f?rm_ickti,divider-clock? @gpt10_gate_fckti,composite-gate-clock  `AfAgpt10_mux_fckti,composite-mux-clock@ @`BfBgpt10_fckti,composite-clockABgpt11_gate_fckti,composite-gate-clock  `CfCgpt11_mux_fckti,composite-mux-clock@ @`DfDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE`fmmchs2_fckti,wait-gate-clock `fmmchs1_fckti,wait-gate-clock `fi2c3_fckti,wait-gate-clock `fi2c2_fckti,wait-gate-clock `fi2c1_fckti,wait-gate-clock `fmcbsp5_gate_fckti,composite-gate-clock  `fmcbsp1_gate_fckti,composite-gate-clock  ` f core_48m_fckfixed-factor-clock0`FfFmcspi4_fckti,wait-gate-clockF `fmcspi3_fckti,wait-gate-clockF `fmcspi2_fckti,wait-gate-clockF `fmcspi1_fckti,wait-gate-clockF `fuart2_fckti,wait-gate-clockF `fuart1_fckti,wait-gate-clockF  `fcore_12m_fckfixed-factor-clockG`HfHhdq_fckti,wait-gate-clockH `fcore_l3_ickfixed-factor-clock>`IfIsdrc_ickti,wait-gate-clockI `fgpmc_fckfixed-factor-clockIcore_l4_ickfixed-factor-clock?`JfJmmchs2_ickti,omap3-interface-clockJ `fmmchs1_ickti,omap3-interface-clockJ `fhdq_ickti,omap3-interface-clockJ `fmcspi4_ickti,omap3-interface-clockJ `fmcspi3_ickti,omap3-interface-clockJ `fmcspi2_ickti,omap3-interface-clockJ `fmcspi1_ickti,omap3-interface-clockJ `fi2c3_ickti,omap3-interface-clockJ `fi2c2_ickti,omap3-interface-clockJ `fi2c1_ickti,omap3-interface-clockJ `fuart2_ickti,omap3-interface-clockJ `fuart1_ickti,omap3-interface-clockJ  `fgpt11_ickti,omap3-interface-clockJ  `fgpt10_ickti,omap3-interface-clockJ  `fmcbsp5_ickti,omap3-interface-clockJ  `fmcbsp1_ickti,omap3-interface-clockJ  `fomapctrl_ickti,omap3-interface-clockJ `fdss_tv_fckti,gate-clock8`fdss_96m_fckti,gate-clockE`fdss2_alwon_fckti,gate-clock`fdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock `KfKgpt1_mux_fckti,composite-mux-clock@ @`LfLgpt1_fckti,composite-clockKLaes2_ickti,omap3-interface-clockJ `fwkup_32k_fckfixed-factor-clock@`MfMgpio1_dbckti,gate-clockM `fsha12_ickti,omap3-interface-clockJ `fwdt2_fckti,wait-gate-clockM `fwdt2_ickti,omap3-interface-clockN `fwdt1_ickti,omap3-interface-clockN `fgpio1_ickti,omap3-interface-clockN `fomap_32ksync_ickti,omap3-interface-clockN `fgpt12_ickti,omap3-interface-clockN `fgpt1_ickti,omap3-interface-clockN `fper_96m_fckfixed-factor-clock)` f per_48m_fckfixed-factor-clock0`OfOuart3_fckti,wait-gate-clockO `fgpt2_gate_fckti,composite-gate-clock`PfPgpt2_mux_fckti,composite-mux-clock@@`QfQgpt2_fckti,composite-clockPQgpt3_gate_fckti,composite-gate-clock`RfRgpt3_mux_fckti,composite-mux-clock@@`SfSgpt3_fckti,composite-clockRSgpt4_gate_fckti,composite-gate-clock`TfTgpt4_mux_fckti,composite-mux-clock@@`UfUgpt4_fckti,composite-clockTUgpt5_gate_fckti,composite-gate-clock`VfVgpt5_mux_fckti,composite-mux-clock@@`WfWgpt5_fckti,composite-clockVWgpt6_gate_fckti,composite-gate-clock`XfXgpt6_mux_fckti,composite-mux-clock@@`YfYgpt6_fckti,composite-clockXYgpt7_gate_fckti,composite-gate-clock`ZfZgpt7_mux_fckti,composite-mux-clock@@`[f[gpt7_fckti,composite-clockZ[gpt8_gate_fckti,composite-gate-clock `\f\gpt8_mux_fckti,composite-mux-clock@@`]f]gpt8_fckti,composite-clock\]gpt9_gate_fckti,composite-gate-clock `^f^gpt9_mux_fckti,composite-mux-clock@@`_f_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@``f`gpio6_dbckti,gate-clock``fgpio5_dbckti,gate-clock``fgpio4_dbckti,gate-clock``fgpio3_dbckti,gate-clock``fgpio2_dbckti,gate-clock` `fwdt3_fckti,wait-gate-clock` `fper_l4_ickfixed-factor-clock?`afagpio6_ickti,omap3-interface-clocka`fgpio5_ickti,omap3-interface-clocka`fgpio4_ickti,omap3-interface-clocka`fgpio3_ickti,omap3-interface-clocka`fgpio2_ickti,omap3-interface-clocka `fwdt3_ickti,omap3-interface-clocka `fuart3_ickti,omap3-interface-clocka `fuart4_ickti,omap3-interface-clocka`fgpt9_ickti,omap3-interface-clocka `fgpt8_ickti,omap3-interface-clocka `fgpt7_ickti,omap3-interface-clocka`fgpt6_ickti,omap3-interface-clocka`fgpt5_ickti,omap3-interface-clocka`fgpt4_ickti,omap3-interface-clocka`fgpt3_ickti,omap3-interface-clocka`fgpt2_ickti,omap3-interface-clocka`fmcbsp2_ickti,omap3-interface-clocka`fmcbsp3_ickti,omap3-interface-clocka`fmcbsp4_ickti,omap3-interface-clocka`fmcbsp2_gate_fckti,composite-gate-clock` f mcbsp3_gate_fckti,composite-gate-clock`fmcbsp4_gate_fckti,composite-gate-clock`femu_src_mux_ck ti,mux-clockbcd@`efeemu_src_ckti,clkdm-gate-clocke`fffpclk_fckti,divider-clockf@pclkx2_fckti,divider-clockf@atclk_fckti,divider-clockf@traceclk_src_fck ti,mux-clockbcd@`gfgtraceclk_fckti,divider-clockg @secure_32k_fck fixed-clock`hfhgpt12_fckfixed-factor-clockhwdt1_fckfixed-factor-clockhsecurity_l4_ick2fixed-factor-clock?`ifiaes1_ickti,omap3-interface-clocki rng_ickti,omap3-interface-clocki sha11_ickti,omap3-interface-clocki des1_ickti,omap3-interface-clocki cam_mclkti,gate-clockjUcam_ick!ti,omap3-no-wait-interface-clock?`fcsi2_96m_fckti,gate-clock`fsecurity_l3_ickfixed-factor-clock>`kfkpka_ickti,omap3-interface-clockk icr_ickti,omap3-interface-clockJ des2_ickti,omap3-interface-clockJ mspro_ickti,omap3-interface-clockJ mailboxes_ickti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?`rfrsr1_fckti,wait-gate-clock sr2_fckti,wait-gate-clock sr_l4_ickfixed-factor-clock?dpll2_fckti,divider-clock&@`lfldpll2_ckti,omap3-dpll-clockl$@4~`mfmdpll2_m2_ckti,divider-clockmD`nfniva2_ckti,wait-gate-clockn`fmodem_fckti,omap3-interface-clock `fsad2d_ickti,omap3-interface-clock> `fmad2d_ickti,omap3-interface-clock> `fmspro_fckti,wait-gate-clock ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock `ofossi_ssr_div_fck_3430es2ti,composite-divider-clock @$`pfpssi_ssr_fck_3430es2ti,composite-clockop`qfqssi_sst_fck_3430es2fixed-factor-clockq`fhsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clockI `fssi_ick_3430es2ti,omap3-ssi-interface-clockr `fusim_gate_fckti,composite-gate-clockE  `}f}sys_d2_ckfixed-factor-clock`tftomap_96m_d2_fckfixed-factor-clockE`ufuomap_96m_d4_fckfixed-factor-clockE`vfvomap_96m_d8_fckfixed-factor-clockE`wfwomap_96m_d10_fckfixed-factor-clockE `xfxdpll5_m2_d4_ckfixed-factor-clocks`yfydpll5_m2_d8_ckfixed-factor-clocks`zfzdpll5_m2_d16_ckfixed-factor-clocks`{f{dpll5_m2_d20_ckfixed-factor-clocks`|f|usim_mux_fckti,composite-mux-clock(tuvwxyz{| @`~f~usim_fckti,composite-clock}~usim_ickti,omap3-interface-clockN  `fdpll5_ckti,omap3-dpll-clock  $ L 4~`fdpll5_m2_ckti,divider-clock P`sfssgx_gate_fckti,composite-gate-clock& `fcore_d3_ckfixed-factor-clock&`fcore_d4_ckfixed-factor-clock&`fcore_d6_ckfixed-factor-clock&`fomap_192m_alwon_fckfixed-factor-clock"`fcore_d2_ckfixed-factor-clock&`fsgx_mux_fckti,composite-mux-clock * @`fsgx_fckti,composite-clocksgx_ickti,wait-gate-clock> `fcpefuse_fckti,gate-clock `fts_fckti,gate-clock@ `fusbtll_fckti,wait-gate-clocks `fusbtll_ickti,omap3-interface-clockJ `fmmchs3_ickti,omap3-interface-clockJ `fmmchs3_fckti,wait-gate-clock `fdss1_alwon_fck_3430es2ti,dss-gate-clockU`fdss_ick_3430es2ti,omap3-dss-interface-clock?`fusbhost_120m_fckti,gate-clocks`fusbhost_48m_fckti,dss-gate-clock0`fusbhost_ickti,omap3-dss-interface-clock?`fuart4_fckti,wait-gate-clockO`fclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH `fdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  ``fgpio@48310000ti,omap3-gpioH1gpio14defaultB`fgpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio44defaultB`fgpio@49056000ti,omap3-gpioI`!gpio54defaultB`fgpio@49058000ti,omap3-gpioI"gpio64defaultB`fserial@4806a000ti,omap3-uartH  H12txrxuart1l4defaultBserial@4806c000ti,omap3-uartH I34txrxuart2l4defaultBserial@49020000ti,omap3-uartI J56txrxuart3l4defaultBi2c@48070000 ti,omap3-i2cH8txrxi2c1'@4defaultBtwl@48H& ti,twl40304defaultBaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2**-regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' -regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0-`fregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5`fregulator-vusb1v8ti,twl4030-vusb1v8`fregulator-vusb3v1ti,twl4030-vusb3v1`fregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiotwl4030-usbti,twl4030-usb AO]kt`fpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcregulator-vdd2-i2c@48072000 ti,omap3-i2cH 9txrxi2c2'@4defaultBi2c@48060000 ti,omap3-i2cH=txrxi2c3'@4defaultBgpio@20 mcp,mcp23017 mailbox@48094000ti,omap3-mailboxmailboxH @dsp  spi@48098000ti,omap2-mcspiH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3okay4defaultBspi@4809a000ti,omap2-mcspiH Bmcspi2 +,-.tx0rx0tx1rx1okay4defaultBtsc2046@0 ti,tsc2046&B@ ,94defaultBD,M VX_hPxspi@480b8000ti,omap2-mcspiH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx 4defaultBmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxokay  4defaultBmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_isp,`fmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@?FcommontxrxsidetoneVmcbsp2mcbsp2_sidetone!"txrxokay` f mcbsp@49024000ti,omap3-mcbspI@I @BDFHJLN`fpinmux_gpio1_pinsLZ `fisp@480bc000 ti,omap3-ispH H nportsleds gpio-ledsled1lilly-a83x::led1  default-onsoundti,omap-twl4030 lilly-a83x vcc3regulator-fixeduVCC32Z2Z-`fhsusb1_phyusb-nop-xceiv9`f #address-cells#size-cellscompatibleinterrupt-parentmodelbootargsi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csstatusspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourceti,dual-voltpbias-supplycd-gpioscd-invertedvmmc-supplybus-widthcap-sdio-irqcap-sd-highspeedcap-mmc-highspeedwp-gpios#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securenum-portsport1-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,mux-add-datagpmc,device-widthgpmc,wait-pingpmc,wait-monitoring-nsgpmc,burst-lengthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nslabelbank-widthgpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthphy-modesmsc,force-internal-phymultipointnum-epsram-bitsinterface-typeusb-phyphy-namespower#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typelinux,default-triggerti,modelti,mcbsp