o8(/isee,omap3-igep0020-rev-fti,omap36xxti,omap3&!7IGEPv2 Rev. F (TI OMAP AM/DM37x)chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000memorylmemoryx cpuscpu@0arm,cortex-a8lcpux|cpus 'O 57pmuarm,cortex-a8-pmuxTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-busxh l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-busx  pinmux@30 ti,omap3-padconfpinctrl-singlex08+default9pinmux_uart1_pinsCRLW]pinmux_uart3_pinsCnpW]pinmux_mcbsp2_pins C W]pinmux_mmc1_pins0CW]pinmux_mmc2_pins0C(*,.02W]pinmux_i2c1_pinsCW]pinmux_i2c3_pinsCW]pinmux_twl4030_pinsCAW]pinmux_tfp410_pinsCW]pinmux_dss_dpi_pinsCW]pinmux_uart2_pins CDFHJW]pinmux_smsc9221_pinsCW]pinmux_lbep5clwmc_pinsC6:W]scm_conf@270sysconsimple-busxp0 p0W]pbias_regulatorti,pbias-omap3ti,pbias-omapxepbias_mmc_omap2430lpbias_mmc_omap2430{w@-W]clocksmcbsp5_mux_fckti,composite-mux-clock|xhW ] mcbsp5_fckti,composite-clock| mcbsp1_mux_fckti,composite-mux-clock|xW ] mcbsp1_fckti,composite-clock| mcbsp2_mux_fckti,composite-mux-clock| xW]mcbsp2_fckti,composite-clock| mcbsp3_mux_fckti,composite-mux-clock| xhW]mcbsp3_fckti,composite-clock|mcbsp4_mux_fckti,composite-mux-clock| xhW]mcbsp4_fckti,composite-clock|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \pinmux_twl4030_vpins CW]aes@480c5000 ti,omap3-aesaesxH PPABtxrxprm@48306000 ti,omap3-prmxH0`@ clocksvirt_16_8m_ck fixed-clockYW]osc_sys_ck ti,mux-clock|x @W]sys_ckti,divider-clock|xpW]sys_clkout1ti,gate-clock|x pdpll3_x2_ckfixed-factor-clock|dpll3_m2x2_ckfixed-factor-clock|W]dpll4_x2_ckfixed-factor-clock|corex2_fckfixed-factor-clock|W ] wkup_l4_ickfixed-factor-clock|WO]Ocorex2_d3_fckfixed-factor-clock| W]corex2_d5_fckfixed-factor-clock| W]clockdomainscm@48004000 ti,omap3-cmxH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clockWA]Avirt_12m_ck fixed-clockW]virt_13m_ck fixed-clock]@W]virt_19200000_ck fixed-clock$W]virt_26000000_ck fixed-clockW]virt_38_4m_ck fixed-clockIW]dpll4_ckti,omap3-dpll-per-j-type-clock|x D 0W]dpll4_m2_ckti,divider-clock|?x HW!]!dpll4_m2x2_mul_ckfixed-factor-clock|!W"]"dpll4_m2x2_ckti,hsdiv-gate-clock|"x W#]#omap_96m_alwon_fckfixed-factor-clock|#W*]*dpll3_ckti,omap3-dpll-core-clock|x @ 0W]dpll3_m3_ckti,divider-clock|x@W$]$dpll3_m3x2_mul_ckfixed-factor-clock|$W%]%dpll3_m3x2_ckti,hsdiv-gate-clock|% x W&]&emu_core_alwon_ckfixed-factor-clock|&Wc]csys_altclk fixed-clockW/]/mcbsp_clks fixed-clockW]dpll3_m2_ckti,divider-clock|x @W]core_ckfixed-factor-clock|W']'dpll1_fckti,divider-clock|'x @W(](dpll1_ckti,omap3-dpll-clock|(x  $ @ 4W]dpll1_x2_ckfixed-factor-clock|W)])dpll1_x2m2_ckti,divider-clock|)x DW=]=cm_96m_fckfixed-factor-clock|*W+]+omap_96m_fck ti,mux-clock|+x @WF]Fdpll4_m3_ckti,divider-clock| x@W,],dpll4_m3x2_mul_ckfixed-factor-clock|,W-]-dpll4_m3x2_ckti,hsdiv-gate-clock|-x W.].omap_54m_fck ti,mux-clock|./x @W9]9cm_96m_d2_fckfixed-factor-clock|+W0]0omap_48m_fck ti,mux-clock|0/x @W1]1omap_12m_fckfixed-factor-clock|1WH]Hdpll4_m4_ckti,divider-clock| x@W2]2dpll4_m4x2_mul_ckti,fixed-factor-clock|21?LW3]3dpll4_m4x2_ckti,gate-clock|3x LW]dpll4_m5_ckti,divider-clock|?x@W4]4dpll4_m5x2_mul_ckti,fixed-factor-clock|41?LW5]5dpll4_m5x2_ckti,hsdiv-gate-clock|5x LWk]kdpll4_m6_ckti,divider-clock|?x@W6]6dpll4_m6x2_mul_ckfixed-factor-clock|6W7]7dpll4_m6x2_ckti,hsdiv-gate-clock|7x W8]8emu_per_alwon_ckfixed-factor-clock|8Wd]dclkout2_src_gate_ck ti,composite-no-wait-gate-clock|'x pW:]:clkout2_src_mux_ckti,composite-mux-clock|'+9x pW;];clkout2_src_ckti,composite-clock|:;W<]<sys_clkout2ti,divider-clock|<@x p_mpu_ckfixed-factor-clock|=W>]>arm_fckti,divider-clock|>x $emu_mpu_alwon_ckfixed-factor-clock|>We]el3_ickti,divider-clock|'x @W?]?l4_ickti,divider-clock|?x @W@]@rm_ickti,divider-clock|@x @gpt10_gate_fckti,composite-gate-clock| x WB]Bgpt10_mux_fckti,composite-mux-clock|Ax @WC]Cgpt10_fckti,composite-clock|BCgpt11_gate_fckti,composite-gate-clock| x WD]Dgpt11_mux_fckti,composite-mux-clock|Ax @WE]Egpt11_fckti,composite-clock|DEcore_96m_fckfixed-factor-clock|FW]mmchs2_fckti,wait-gate-clock|x W]mmchs1_fckti,wait-gate-clock|x W]i2c3_fckti,wait-gate-clock|x W]i2c2_fckti,wait-gate-clock|x W]i2c1_fckti,wait-gate-clock|x W]mcbsp5_gate_fckti,composite-gate-clock| x W]mcbsp1_gate_fckti,composite-gate-clock| x W ] core_48m_fckfixed-factor-clock|1WG]Gmcspi4_fckti,wait-gate-clock|Gx W]mcspi3_fckti,wait-gate-clock|Gx W]mcspi2_fckti,wait-gate-clock|Gx W]mcspi1_fckti,wait-gate-clock|Gx W]uart2_fckti,wait-gate-clock|Gx W]uart1_fckti,wait-gate-clock|Gx  W]core_12m_fckfixed-factor-clock|HWI]Ihdq_fckti,wait-gate-clock|Ix W]core_l3_ickfixed-factor-clock|?WJ]Jsdrc_ickti,wait-gate-clock|Jx W]gpmc_fckfixed-factor-clock|Jcore_l4_ickfixed-factor-clock|@WK]Kmmchs2_ickti,omap3-interface-clock|Kx W]mmchs1_ickti,omap3-interface-clock|Kx W]hdq_ickti,omap3-interface-clock|Kx W]mcspi4_ickti,omap3-interface-clock|Kx W]mcspi3_ickti,omap3-interface-clock|Kx W]mcspi2_ickti,omap3-interface-clock|Kx W]mcspi1_ickti,omap3-interface-clock|Kx W]i2c3_ickti,omap3-interface-clock|Kx W]i2c2_ickti,omap3-interface-clock|Kx W]i2c1_ickti,omap3-interface-clock|Kx W]uart2_ickti,omap3-interface-clock|Kx W]uart1_ickti,omap3-interface-clock|Kx  W]gpt11_ickti,omap3-interface-clock|Kx  W]gpt10_ickti,omap3-interface-clock|Kx  W]mcbsp5_ickti,omap3-interface-clock|Kx  W]mcbsp1_ickti,omap3-interface-clock|Kx  W]omapctrl_ickti,omap3-interface-clock|Kx W]dss_tv_fckti,gate-clock|9xW]dss_96m_fckti,gate-clock|FxW]dss2_alwon_fckti,gate-clock|xW]dummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock|x WL]Lgpt1_mux_fckti,composite-mux-clock|Ax @WM]Mgpt1_fckti,composite-clock|LMaes2_ickti,omap3-interface-clock|Kx W]wkup_32k_fckfixed-factor-clock|AWN]Ngpio1_dbckti,gate-clock|Nx W]sha12_ickti,omap3-interface-clock|Kx W]wdt2_fckti,wait-gate-clock|Nx W]wdt2_ickti,omap3-interface-clock|Ox W]wdt1_ickti,omap3-interface-clock|Ox W]gpio1_ickti,omap3-interface-clock|Ox W]omap_32ksync_ickti,omap3-interface-clock|Ox W]gpt12_ickti,omap3-interface-clock|Ox W]gpt1_ickti,omap3-interface-clock|Ox W]per_96m_fckfixed-factor-clock|*W ] per_48m_fckfixed-factor-clock|1WP]Puart3_fckti,wait-gate-clock|Px W]gpt2_gate_fckti,composite-gate-clock|xWQ]Qgpt2_mux_fckti,composite-mux-clock|Ax@WR]Rgpt2_fckti,composite-clock|QRgpt3_gate_fckti,composite-gate-clock|xWS]Sgpt3_mux_fckti,composite-mux-clock|Ax@WT]Tgpt3_fckti,composite-clock|STgpt4_gate_fckti,composite-gate-clock|xWU]Ugpt4_mux_fckti,composite-mux-clock|Ax@WV]Vgpt4_fckti,composite-clock|UVgpt5_gate_fckti,composite-gate-clock|xWW]Wgpt5_mux_fckti,composite-mux-clock|Ax@WX]Xgpt5_fckti,composite-clock|WXgpt6_gate_fckti,composite-gate-clock|xWY]Ygpt6_mux_fckti,composite-mux-clock|Ax@WZ]Zgpt6_fckti,composite-clock|YZgpt7_gate_fckti,composite-gate-clock|xW[][gpt7_mux_fckti,composite-mux-clock|Ax@W\]\gpt7_fckti,composite-clock|[\gpt8_gate_fckti,composite-gate-clock| xW]]]gpt8_mux_fckti,composite-mux-clock|Ax@W^]^gpt8_fckti,composite-clock|]^gpt9_gate_fckti,composite-gate-clock| xW_]_gpt9_mux_fckti,composite-mux-clock|Ax@W`]`gpt9_fckti,composite-clock|_`per_32k_alwon_fckfixed-factor-clock|AWa]agpio6_dbckti,gate-clock|axW]gpio5_dbckti,gate-clock|axW]gpio4_dbckti,gate-clock|axW]gpio3_dbckti,gate-clock|axW]gpio2_dbckti,gate-clock|ax W]wdt3_fckti,wait-gate-clock|ax W]per_l4_ickfixed-factor-clock|@Wb]bgpio6_ickti,omap3-interface-clock|bxW]gpio5_ickti,omap3-interface-clock|bxW]gpio4_ickti,omap3-interface-clock|bxW]gpio3_ickti,omap3-interface-clock|bxW]gpio2_ickti,omap3-interface-clock|bx W]wdt3_ickti,omap3-interface-clock|bx W]uart3_ickti,omap3-interface-clock|bx W]uart4_ickti,omap3-interface-clock|bxW]gpt9_ickti,omap3-interface-clock|bx W]gpt8_ickti,omap3-interface-clock|bx W]gpt7_ickti,omap3-interface-clock|bxW]gpt6_ickti,omap3-interface-clock|bxW]gpt5_ickti,omap3-interface-clock|bxW]gpt4_ickti,omap3-interface-clock|bxW]gpt3_ickti,omap3-interface-clock|bxW]gpt2_ickti,omap3-interface-clock|bxW]mcbsp2_ickti,omap3-interface-clock|bxW]mcbsp3_ickti,omap3-interface-clock|bxW]mcbsp4_ickti,omap3-interface-clock|bxW]mcbsp2_gate_fckti,composite-gate-clock|xW ] mcbsp3_gate_fckti,composite-gate-clock|xW]mcbsp4_gate_fckti,composite-gate-clock|xW]emu_src_mux_ck ti,mux-clock|cdex@Wf]femu_src_ckti,clkdm-gate-clock|fWg]gpclk_fckti,divider-clock|gx@pclkx2_fckti,divider-clock|gx@atclk_fckti,divider-clock|gx@traceclk_src_fck ti,mux-clock|cdex@Wh]htraceclk_fckti,divider-clock|h x@secure_32k_fck fixed-clockWi]igpt12_fckfixed-factor-clock|iwdt1_fckfixed-factor-clock|isecurity_l4_ick2fixed-factor-clock|@Wj]jaes1_ickti,omap3-interface-clock|jx rng_ickti,omap3-interface-clock|jx sha11_ickti,omap3-interface-clock|jx des1_ickti,omap3-interface-clock|jx cam_mclkti,gate-clock|kxLcam_ick!ti,omap3-no-wait-interface-clock|@xW]csi2_96m_fckti,gate-clock|xW]security_l3_ickfixed-factor-clock|?Wl]lpka_ickti,omap3-interface-clock|lx icr_ickti,omap3-interface-clock|Kx des2_ickti,omap3-interface-clock|Kx mspro_ickti,omap3-interface-clock|Kx mailboxes_ickti,omap3-interface-clock|Kx ssi_l4_ickfixed-factor-clock|@Ws]ssr1_fckti,wait-gate-clock|x sr2_fckti,wait-gate-clock|x sr_l4_ickfixed-factor-clock|@dpll2_fckti,divider-clock|'x@Wm]mdpll2_ckti,omap3-dpll-clock|mx$@4uWn]ndpll2_m2_ckti,divider-clock|nxDWo]oiva2_ckti,wait-gate-clock|oxW]modem_fckti,omap3-interface-clock|x W]sad2d_ickti,omap3-interface-clock|?x W]mad2d_ickti,omap3-interface-clock|?x W]mspro_fckti,wait-gate-clock|x ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock| x Wp]pssi_ssr_div_fck_3430es2ti,composite-divider-clock| x @$Wq]qssi_ssr_fck_3430es2ti,composite-clock|pqWr]rssi_sst_fck_3430es2fixed-factor-clock|rW]hsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clock|Jx W]ssi_ick_3430es2ti,omap3-ssi-interface-clock|sx W]usim_gate_fckti,composite-gate-clock|F x W~]~sys_d2_ckfixed-factor-clock|Wu]uomap_96m_d2_fckfixed-factor-clock|FWv]vomap_96m_d4_fckfixed-factor-clock|FWw]womap_96m_d8_fckfixed-factor-clock|FWx]xomap_96m_d10_fckfixed-factor-clock|F Wy]ydpll5_m2_d4_ckfixed-factor-clock|tWz]zdpll5_m2_d8_ckfixed-factor-clock|tW{]{dpll5_m2_d16_ckfixed-factor-clock|tW|]|dpll5_m2_d20_ckfixed-factor-clock|tW}]}usim_mux_fckti,composite-mux-clock(|uvwxyz{|}x @W]usim_fckti,composite-clock|~usim_ickti,omap3-interface-clock|Ox  W]dpll5_ckti,omap3-dpll-clock|x  $ L 4uW]dpll5_m2_ckti,divider-clock|x PWt]tsgx_gate_fckti,composite-gate-clock|'x W]core_d3_ckfixed-factor-clock|'W]core_d4_ckfixed-factor-clock|'W]core_d6_ckfixed-factor-clock|'W]omap_192m_alwon_fckfixed-factor-clock|#W]core_d2_ckfixed-factor-clock|'W]sgx_mux_fckti,composite-mux-clock |+x @W]sgx_fckti,composite-clock|sgx_ickti,wait-gate-clock|?x W]cpefuse_fckti,gate-clock|x W]ts_fckti,gate-clock|Ax W]usbtll_fckti,wait-gate-clock|tx W]usbtll_ickti,omap3-interface-clock|Kx W]mmchs3_ickti,omap3-interface-clock|Kx W]mmchs3_fckti,wait-gate-clock|x W]dss1_alwon_fck_3430es2ti,dss-gate-clock|xLW]dss_ick_3430es2ti,omap3-dss-interface-clock|@xW]usbhost_120m_fckti,gate-clock|txW]usbhost_48m_fckti,dss-gate-clock|1xW]usbhost_ickti,omap3-dss-interface-clock|@xW]uart4_fckti,wait-gate-clock|PxW]clockdomainscore_l3_clkdmti,clockdomain|dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|emu_clkdmti,clockdomain|gdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|dss_clkdmti,clockdomain|core_l4_clkdmti,clockdomain|cam_clkdmti,clockdomain|iva2_clkdmti,clockdomain|dpll2_clkdmti,clockdomain|nd2d_clkdmti,clockdomain |dpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|usbhost_clkdmti,clockdomain |counter@48320000ti,omap-counter32kxH2  counter_32kinterrupt-controller@48200000ti,omap3-intcxH W]dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`  `W]gpio@48310000ti,omap3-gpioxH1gpio1W]gpio@49050000ti,omap3-gpioxIgpio2gpio@49052000ti,omap3-gpioxI gpio3gpio@49054000ti,omap3-gpioxI@ gpio4gpio@49056000ti,omap3-gpioxI`!gpio5W ] gpio@49058000ti,omap3-gpioxI"gpio6W]serial@4806a000ti,omap3-uartxH H12txrxuart1l+default9serial@4806c000ti,omap3-uartxHI34txrxuart2l+default9serial@49020000ti,omap3-uartxIJ56txrxuart3l+default9i2c@48070000 ti,omap3-i2cxH8txrxi2c1+default9'@twl@48xH& ti,twl4030+default9audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1{ ' regulator-vdacti,twl4030-vdac{w@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1{:0W]regulator-vmmc2ti,twl4030-vmmc2{:0regulator-vusb1v5ti,twl4030-vusb1v5W]regulator-vusb1v8ti,twl4030-vusb1v8W]regulator-vusb3v1ti,twl4030-vusb3v1W]regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2{w@w@ lvdds_dsiregulator-vsimti,twl4030-vsim{w@-W]gpioti,twl4030-gpio$W]twl4030-usbti,twl4030-usb 0>LZcW]pwmti,twl4030-pwmnpwmledti,twl4030-pwmlednpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadymadcti,twl4030-madci2c@48072000 ti,omap3-i2cxH 9txrxi2c2i2c@48060000 ti,omap3-i2cxH=txrxi2c3+default9W ] eeprom@50 ti,eepromxPmailbox@48094000ti,omap3-mailboxmailboxxH @dsp  spi@48098000ti,omap2-mcspixH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wxH :hdq1wmmc@4809c000ti,omap3-hsmmcxH Smmc1=>txrx+default9(8mmc@480b4000ti,omap3-hsmmcxH @Vmmc2/0txrx+default98Bwlcore@2 ti,wl1835x&mmc@480ad000ti,omap3-hsmmcxH ^mmc3MNtxrx Pdisabledmmu@480bd400Wti,omap2-iommuxH mmu_ispdW]mmu@5d000000Wti,omap2-iommux]mmu_iva Pdisabledwdt@48314000 ti,omap3-wdtxH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspxH@tmpu ;< ~commontxrxmcbsp1 txrx Pdisabledmcbsp@49022000ti,omap3-mcbspxI I tmpusidetone>?~commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxPokay+default9W]mcbsp@49024000ti,omap3-mcbspxI@I tmpusidetoneYZ~commontxrxsidetonemcbsp3mcbsp3_sidetonetxrx Pdisabledmcbsp@49026000ti,omap3-mcbspxI`tmpu 67 ~commontxrxmcbsp4txrx Pdisabledmcbsp@48096000ti,omap3-mcbspxH `tmpu QR ~commontxrxmcbsp5txrx Pdisabledsham@480c3000ti,omap3-shamshamxH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corexH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaxH timer@48318000ti,omap3430-timerxH1%timer1timer@49032000ti,omap3430-timerxI &timer2timer@49034000ti,omap3430-timerxI@'timer3timer@49036000ti,omap3430-timerxI`(timer4timer@49038000ti,omap3430-timerxI)timer5timer@4903a000ti,omap3430-timerxI*timer6timer@4903c000ti,omap3430-timerxI+timer7timer@4903e000ti,omap3430-timerxI,timer8timer@49040000ti,omap3430-timerxI-timer9timer@48086000ti,omap3430-timerxH`.timer10timer@48088000ti,omap3430-timerxH/timer11timer@48304000ti,omap3430-timerxH0@_timer12usbhstll@48062000 ti,usbhs-tllxH N usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ usb_host_hs ehci-phyohci@48064400ti,ohci-omap3xHD&Lehci@48064800 ti,ehci-omapxHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcxnrxtx ,nand@0,0micron,mt29c4g96maz x"4bch8DUc,u,",(6@RR (partition@05SPLxpartition@800005U-Bootxpartition@1c0000 5Environmentx(partition@2800005Kernelx80partition@780000 5Filesystemxhethernet@gpmcsmsc,lan9221smsc,lan9115;FUc*u$  X*f$<6$t *+default9 x&usb_otg_hs@480ab000ti,omap3-musbxH \]~mcdma usb_otg_hs4?G P_ gusb2-phy^q2dss@48050000 ti,omap3-dssxHPok dss_core|fckdispc@48050400ti,omap3-dispcxH dss_dispc|fckencoder@4804fc00 ti,omap3-dsixHH@H tprotophypll Pdisabled dss_dsi1| fcksys_clkencoder@48050800ti,omap3-rfbixH Pdisabled dss_rfbi|fckickencoder@48050c00ti,omap3-vencxH  Pdisabled dss_venc|fcktv_dac_clkportendpointwW]ssi-controller@48058000 ti,omap3-ssissiPokxHHtsysgddG~gdd_mpu |r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxHHttxrx&CDssi-port@4805b000ti,omap3-ssi-portxHHttxrx&EFserial@49042000ti,omap3-uartxI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 labb_mpu_ivaxH0rH0htbase-addressint-address|`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singlexH%\+default9pinmux_hsusbb1_pins`C:8L N < > @ B D F H J W]pinmux_leds_pinsCTVXW]isp@480bc000 ti,omap3-ispxH H eportssoundti,omap-twl4030igep2regulator-vdd33regulator-fixedlvdd33 regulator-vddvarioregulator-fixed lvddvario W]regulator-vdd33aregulator-fixedlvdd33a W]leds+default9 gpio-ledsboot5omap3:green:boot %onuser05omap3:red:user0 %offuser15omap3:red:user1 %offuser25omap3:green:user1 hsusb1_power_regregulator-fixed lhsusb1_vbus{2Z2Z 38pW]hsusb1_phyusb-nop-xceiv IUW]encoder@0 ti,tfp410 ` portsport@0xendpoint@0wW]port@1xendpoint@0wW ] connector@0dvi-connector5dvipx portendpointw W]regulator-lbep5clwmc-wlenregulator-fixedlregulator-lbep5clwmc-wlen{2Z2Z 3 W] #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthnon-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-lines#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typeti,modelti,mcbspregulator-always-ongpiosdefault-stategpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-busenable-active-high