8( \$ti,omap3-gta04ti,omap36xxti,omap3&7Goldelico GTA04A5chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000l/spi_lcd/td028ttec1@0memoryumemory cpuscpu@0arm,cortex-a8ucpucpus 'O 57pmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single08#@defaultNpinmux_hsusb2_pins0X      lrpinmux_uart1_pinsXRLlrpinmux_uart2_pinsXJHlrpinmux_uart3_pinsXnplrpinmux_mmc1_pins0Xlrpinmux_dss_dpi_pinsXlrhdq_pinsXlrpinmux_twl4030_pinsXAlrscm_conf@270sysconsimple-busp0 p0lrpbias_regulatorti,pbias-omap3ti,pbias-omapzpbias_mmc_omap2430pbias_mmc_omap2430w@-lrclocksmcbsp5_mux_fckti,composite-mux-clockhl r mcbsp5_fckti,composite-clock mcbsp1_mux_fckti,composite-mux-clockl r mcbsp1_fckti,composite-clock mcbsp2_mux_fckti,composite-mux-clock lrmcbsp2_fckti,composite-clock mcbsp3_mux_fckti,composite-mux-clock hlrmcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock hlrmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \#pinmux_twl4030_vpins Xlraes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ck fixed-clockYlrosc_sys_ck ti,mux-clock @lrsys_ckti,divider-clockplrsys_clkout1ti,gate-clock pdpll3_x2_ckfixed-factor-clock&dpll3_m2x2_ckfixed-factor-clock&lrdpll4_x2_ckfixed-factor-clock&corex2_fckfixed-factor-clock&l r wkup_l4_ickfixed-factor-clock&lOrOcorex2_d3_fckfixed-factor-clock &lrcorex2_d5_fckfixed-factor-clock &lrclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clocklArAvirt_12m_ck fixed-clocklrvirt_13m_ck fixed-clock]@lrvirt_19200000_ck fixed-clock$lrvirt_26000000_ck fixed-clocklrvirt_38_4m_ck fixed-clockIlrdpll4_ckti,omap3-dpll-per-j-type-clock D 0lrdpll4_m2_ckti,divider-clock? Hl!r!dpll4_m2x2_mul_ckfixed-factor-clock!&l"r"dpll4_m2x2_ckti,hsdiv-gate-clock" 0l#r#omap_96m_alwon_fckfixed-factor-clock#&l*r*dpll3_ckti,omap3-dpll-core-clock @ 0lrdpll3_m3_ckti,divider-clock@l$r$dpll3_m3x2_mul_ckfixed-factor-clock$&l%r%dpll3_m3x2_ckti,hsdiv-gate-clock%  0l&r&emu_core_alwon_ckfixed-factor-clock&&lcrcsys_altclk fixed-clockl/r/mcbsp_clks fixed-clocklrdpll3_m2_ckti,divider-clock @lrcore_ckfixed-factor-clock&l'r'dpll1_fckti,divider-clock' @l(r(dpll1_ckti,omap3-dpll-clock(  $ @ 4lrdpll1_x2_ckfixed-factor-clock&l)r)dpll1_x2m2_ckti,divider-clock) Dl=r=cm_96m_fckfixed-factor-clock*&l+r+omap_96m_fck ti,mux-clock+ @lFrFdpll4_m3_ckti,divider-clock @l,r,dpll4_m3x2_mul_ckfixed-factor-clock,&l-r-dpll4_m3x2_ckti,hsdiv-gate-clock- 0l.r.omap_54m_fck ti,mux-clock./ @l9r9cm_96m_d2_fckfixed-factor-clock+&l0r0omap_48m_fck ti,mux-clock0/ @l1r1omap_12m_fckfixed-factor-clock1&lHrHdpll4_m4_ckti,divider-clock @l2r2dpll4_m4x2_mul_ckti,fixed-factor-clock2FTal3r3dpll4_m4x2_ckti,gate-clock3 0alrdpll4_m5_ckti,divider-clock?@l4r4dpll4_m5x2_mul_ckti,fixed-factor-clock4FTal5r5dpll4_m5x2_ckti,hsdiv-gate-clock5 0alkrkdpll4_m6_ckti,divider-clock?@l6r6dpll4_m6x2_mul_ckfixed-factor-clock6&l7r7dpll4_m6x2_ckti,hsdiv-gate-clock7 0l8r8emu_per_alwon_ckfixed-factor-clock8&ldrdclkout2_src_gate_ck ti,composite-no-wait-gate-clock' pl:r:clkout2_src_mux_ckti,composite-mux-clock'+9 pl;r;clkout2_src_ckti,composite-clock:;l<r<sys_clkout2ti,divider-clock<@ ptmpu_ckfixed-factor-clock=&l>r>arm_fckti,divider-clock> $emu_mpu_alwon_ckfixed-factor-clock>&lerel3_ickti,divider-clock' @l?r?l4_ickti,divider-clock? @l@r@rm_ickti,divider-clock@ @gpt10_gate_fckti,composite-gate-clock  lBrBgpt10_mux_fckti,composite-mux-clockA @lCrCgpt10_fckti,composite-clockBCgpt11_gate_fckti,composite-gate-clock  lDrDgpt11_mux_fckti,composite-mux-clockA @lErEgpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockF&lrmmchs2_fckti,wait-gate-clock lrmmchs1_fckti,wait-gate-clock lri2c3_fckti,wait-gate-clock lri2c2_fckti,wait-gate-clock lri2c1_fckti,wait-gate-clock lrmcbsp5_gate_fckti,composite-gate-clock  lrmcbsp1_gate_fckti,composite-gate-clock  l r core_48m_fckfixed-factor-clock1&lGrGmcspi4_fckti,wait-gate-clockG lrmcspi3_fckti,wait-gate-clockG lrmcspi2_fckti,wait-gate-clockG lrmcspi1_fckti,wait-gate-clockG lruart2_fckti,wait-gate-clockG lruart1_fckti,wait-gate-clockG  lrcore_12m_fckfixed-factor-clockH&lIrIhdq_fckti,wait-gate-clockI lrcore_l3_ickfixed-factor-clock?&lJrJsdrc_ickti,wait-gate-clockJ lrgpmc_fckfixed-factor-clockJ&core_l4_ickfixed-factor-clock@&lKrKmmchs2_ickti,omap3-interface-clockK lrmmchs1_ickti,omap3-interface-clockK lrhdq_ickti,omap3-interface-clockK lrmcspi4_ickti,omap3-interface-clockK lrmcspi3_ickti,omap3-interface-clockK lrmcspi2_ickti,omap3-interface-clockK lrmcspi1_ickti,omap3-interface-clockK lri2c3_ickti,omap3-interface-clockK lri2c2_ickti,omap3-interface-clockK lri2c1_ickti,omap3-interface-clockK lruart2_ickti,omap3-interface-clockK lruart1_ickti,omap3-interface-clockK  lrgpt11_ickti,omap3-interface-clockK  lrgpt10_ickti,omap3-interface-clockK  lrmcbsp5_ickti,omap3-interface-clockK  lrmcbsp1_ickti,omap3-interface-clockK  lromapctrl_ickti,omap3-interface-clockK lrdss_tv_fckti,gate-clock9lrdss_96m_fckti,gate-clockFlrdss2_alwon_fckti,gate-clocklrdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock lLrLgpt1_mux_fckti,composite-mux-clockA @lMrMgpt1_fckti,composite-clockLMaes2_ickti,omap3-interface-clockK lrwkup_32k_fckfixed-factor-clockA&lNrNgpio1_dbckti,gate-clockN lrsha12_ickti,omap3-interface-clockK lrwdt2_fckti,wait-gate-clockN lrwdt2_ickti,omap3-interface-clockO lrwdt1_ickti,omap3-interface-clockO lrgpio1_ickti,omap3-interface-clockO lromap_32ksync_ickti,omap3-interface-clockO lrgpt12_ickti,omap3-interface-clockO lrgpt1_ickti,omap3-interface-clockO lrper_96m_fckfixed-factor-clock*&l r per_48m_fckfixed-factor-clock1&lPrPuart3_fckti,wait-gate-clockP lrgpt2_gate_fckti,composite-gate-clocklQrQgpt2_mux_fckti,composite-mux-clockA@lRrRgpt2_fckti,composite-clockQRgpt3_gate_fckti,composite-gate-clocklSrSgpt3_mux_fckti,composite-mux-clockA@lTrTgpt3_fckti,composite-clockSTgpt4_gate_fckti,composite-gate-clocklUrUgpt4_mux_fckti,composite-mux-clockA@lVrVgpt4_fckti,composite-clockUVgpt5_gate_fckti,composite-gate-clocklWrWgpt5_mux_fckti,composite-mux-clockA@lXrXgpt5_fckti,composite-clockWXgpt6_gate_fckti,composite-gate-clocklYrYgpt6_mux_fckti,composite-mux-clockA@lZrZgpt6_fckti,composite-clockYZgpt7_gate_fckti,composite-gate-clockl[r[gpt7_mux_fckti,composite-mux-clockA@l\r\gpt7_fckti,composite-clock[\gpt8_gate_fckti,composite-gate-clock l]r]gpt8_mux_fckti,composite-mux-clockA@l^r^gpt8_fckti,composite-clock]^gpt9_gate_fckti,composite-gate-clock l_r_gpt9_mux_fckti,composite-mux-clockA@l`r`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockA&laragpio6_dbckti,gate-clockalrgpio5_dbckti,gate-clockalrgpio4_dbckti,gate-clockalrgpio3_dbckti,gate-clockalrgpio2_dbckti,gate-clocka lrwdt3_fckti,wait-gate-clocka lrper_l4_ickfixed-factor-clock@&lbrbgpio6_ickti,omap3-interface-clockblrgpio5_ickti,omap3-interface-clockblrgpio4_ickti,omap3-interface-clockblrgpio3_ickti,omap3-interface-clockblrgpio2_ickti,omap3-interface-clockb lrwdt3_ickti,omap3-interface-clockb lruart3_ickti,omap3-interface-clockb lruart4_ickti,omap3-interface-clockblrgpt9_ickti,omap3-interface-clockb lrgpt8_ickti,omap3-interface-clockb lrgpt7_ickti,omap3-interface-clockblrgpt6_ickti,omap3-interface-clockblrgpt5_ickti,omap3-interface-clockblrgpt4_ickti,omap3-interface-clockblrgpt3_ickti,omap3-interface-clockblrgpt2_ickti,omap3-interface-clockblrmcbsp2_ickti,omap3-interface-clockblrmcbsp3_ickti,omap3-interface-clockblrmcbsp4_ickti,omap3-interface-clockblrmcbsp2_gate_fckti,composite-gate-clockl r mcbsp3_gate_fckti,composite-gate-clocklrmcbsp4_gate_fckti,composite-gate-clocklremu_src_mux_ck ti,mux-clockcde@lfrfemu_src_ckti,clkdm-gate-clockflgrgpclk_fckti,divider-clockg@pclkx2_fckti,divider-clockg@atclk_fckti,divider-clockg@traceclk_src_fck ti,mux-clockcde@lhrhtraceclk_fckti,divider-clockh @secure_32k_fck fixed-clocklirigpt12_fckfixed-factor-clocki&wdt1_fckfixed-factor-clocki&security_l4_ick2fixed-factor-clock@&ljrjaes1_ickti,omap3-interface-clockj rng_ickti,omap3-interface-clockj sha11_ickti,omap3-interface-clockj des1_ickti,omap3-interface-clockj cam_mclkti,gate-clockkacam_ick!ti,omap3-no-wait-interface-clock@lrcsi2_96m_fckti,gate-clocklrsecurity_l3_ickfixed-factor-clock?&llrlpka_ickti,omap3-interface-clockl icr_ickti,omap3-interface-clockK des2_ickti,omap3-interface-clockK mspro_ickti,omap3-interface-clockK mailboxes_ickti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@&lsrssr1_fckti,wait-gate-clock sr2_fckti,wait-gate-clock sr_l4_ickfixed-factor-clock@&dpll2_fckti,divider-clock'@lmrmdpll2_ckti,omap3-dpll-clockm$@4lnrndpll2_m2_ckti,divider-clocknDloroiva2_ckti,wait-gate-clockolrmodem_fckti,omap3-interface-clock lrsad2d_ickti,omap3-interface-clock? lrmad2d_ickti,omap3-interface-clock? lrmspro_fckti,wait-gate-clock ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock  lprpssi_ssr_div_fck_3430es2ti,composite-divider-clock  @$lqrqssi_ssr_fck_3430es2ti,composite-clockpqlrrrssi_sst_fck_3430es2fixed-factor-clockr&lrhsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clockJ lrssi_ick_3430es2ti,omap3-ssi-interface-clocks lrusim_gate_fckti,composite-gate-clockF  l~r~sys_d2_ckfixed-factor-clock&luruomap_96m_d2_fckfixed-factor-clockF&lvrvomap_96m_d4_fckfixed-factor-clockF&lwrwomap_96m_d8_fckfixed-factor-clockF&lxrxomap_96m_d10_fckfixed-factor-clockF& lyrydpll5_m2_d4_ckfixed-factor-clockt&lzrzdpll5_m2_d8_ckfixed-factor-clockt&l{r{dpll5_m2_d16_ckfixed-factor-clockt&l|r|dpll5_m2_d20_ckfixed-factor-clockt&l}r}usim_mux_fckti,composite-mux-clock(uvwxyz{|} @lrusim_fckti,composite-clock~usim_ickti,omap3-interface-clockO  lrdpll5_ckti,omap3-dpll-clock  $ L 4lrdpll5_m2_ckti,divider-clock Pltrtsgx_gate_fckti,composite-gate-clock' lrcore_d3_ckfixed-factor-clock'&lrcore_d4_ckfixed-factor-clock'&lrcore_d6_ckfixed-factor-clock'&lromap_192m_alwon_fckfixed-factor-clock#&lrcore_d2_ckfixed-factor-clock'&lrsgx_mux_fckti,composite-mux-clock + @lrsgx_fckti,composite-clocksgx_ickti,wait-gate-clock? lrcpefuse_fckti,gate-clock lrts_fckti,gate-clockA lrusbtll_fckti,wait-gate-clockt lrusbtll_ickti,omap3-interface-clockK lrmmchs3_ickti,omap3-interface-clockK lrmmchs3_fckti,wait-gate-clock lrdss1_alwon_fck_3430es2ti,dss-gate-clockalrdss_ick_3430es2ti,omap3-dss-interface-clock@lrusbhost_120m_fckti,gate-clocktlrusbhost_48m_fckti,dss-gate-clock1lrusbhost_ickti,omap3-dss-interface-clock@lruart4_fckti,wait-gate-clockPlrclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH lrdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `lrgpio@48310000ti,omap3-gpioH1gpio1 lrgpio@49050000ti,omap3-gpioIgpio2 lrgpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 lrgpio@49056000ti,omap3-gpioI`!gpio5 gpio@49058000ti,omap3-gpioI"gpio6 lrserial@4806a000ti,omap3-uartH H12txrxuart1l@defaultNserial@4806c000ti,omap3-uartHI34txrxuart2l@defaultNserial@49020000ti,omap3-uartIJ56txrxuart3l@defaultNi2c@48070000 ti,omap3-i2cH8txrxi2c1'@twl@48H& ti,twl4030@defaultNaudioti,twl4030-audio+codec;powerti,twl4030-powerOrtcti,twl4030-rtc bciti,twl4030-bci _m0ywatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1&%-regulator-vaux2ti,twl4030-vaux2**regulator-vaux3ti,twl4030-vaux3&%&%regulator-vaux4ti,twl4030-vaux4*0lrregulator-vdd1ti,twl4030-vdd1 ' lrregulator-vdacti,twl4030-vdacw@w@lrregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0lrregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5lrregulator-vusb1v8ti,twl4030-vusb1v8lrregulator-vusb3v1ti,twl4030-vusb3v1lrregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@lrregulator-vsimti,twl4030-vsim*0gpioti,twl4030-gpio lrtwl4030-usbti,twl4030-usb lrpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad disabledmadcti,twl4030-madc i2c@48072000 ti,omap3-i2cH 9txrxi2c2bmp085@77 bosch,bmp085w&bma180@41 bosch,bma180A&itg3200@68invensense,itg3200h&tca6507@45 ti,tca6507E red_aux@0gta04:red:auxgreen_aux@1gta04:green:auxred_power@3gta04:red:power #default-ongreen_power@4gta04:green:powerwifi_reset@6gpiohmc5843@1ehoneywell,hmc5883ltsc2007@48 ti,tsc2007H& 9?Xi2c@48060000 ti,omap3-i2cH=txrxi2c3mailbox@48094000ti,omap3-mailboxmailboxH @O[mdsp  spi@48098000ti,omap2-mcspiH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1w@defaultNmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx@defaultNmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_isplrmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrx.mcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetone.mcbsp2mcbsp2_sidetone!"txrxokaylrmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetone.mcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrx.mcbsp4txrxokaylrmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrx.mcbsp5txrx disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1=timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5Ltimer@4903a000ti,omap3430-timerI*timer6Ltimer@4903c000ti,omap3430-timerI+timer7Ltimer@4903e000ti,omap3430-timerI,timer8YLtimer@49040000ti,omap3430-timerI-timer9Ytimer@48086000ti,omap3430-timerH`.timer10Ytimer@48088000ti,omap3430-timerH/timer11Ytimer@48304000ti,omap3430-timerH0@_timer12=fusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs vehci-phyohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx0nand@0,0 bch8,,"(,;(J6Y@hRyR(x-loader@0 X-Loaderbootloaders@80000U-Bootbootloaders_env@260000 U-Boot Env&kernel@280000Kernel(@filesystem@680000 File Systemhusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs  usb2-phy2dss@48050000 ti,omap3-dssHokay dss_corefck@defaultN dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH okay dss_vencfcktv_dac_clkportendpoint%5Al r portendpoint%Tlrssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portHHtxrx&EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_iva_H0rH0hbase-addressint-addressm`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\#@defaultNpinmux_hsusb2_2_pins0XPRT V X Z lrspi_gpio_pinmux X8FHDlrisp@480bc000 ti,omap3-ispH H zportsgpio-keys gpio-keysaux-buttonaux 9soundti,omap-twl4030gta04 sound_telephonysimple-audio-card GTA04 voice;Zi2ssimple-audio-card,cpussimple-audio-card,codecslrgsm_codecoption,gtm601}lrspi_lcd spi-gpio@defaultN     td028ttec1@0toppoly,td028ttec1lcdportendpoint%lrhsusb2_phyusb-nop-xceiv lrconnector@1svideo-connectortvportendpoint%l r opa362 ti,opa362 portsport@0endpoint@0% lrport@1endpoint@0% lr #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedti,enable-vibrati,ramp_delay_valueti,use_poweroffbci3v1-supplyti,bb-uvoltti,bb-uampregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellslabellinux,default-triggergpiosti,x-plate-ohms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-card#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda-supplyremote-endpointti,channelsti,invert-polaritydata-lines#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typelinux,codewakeup-sourceti,modelti,mcbspti,jack-det-gpiosimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,formatsound-dai#sound-dai-cellsgpio-sckgpio-misogpio-mosics-gpiosnum-chipselectsspi-max-frequencyspi-cpolspi-cphareset-gpiosenable-gpios