i8b(b|#Freescale i.MX6 SoloLite EVK Board!fsl,imx6sl-evkfsl,imx6slchosenaliases),/soc/aips-bus@02100000/ethernet@02188000%6/soc/aips-bus@02000000/gpio@0209c000%usb@02184200!fsl,imx6sl-usbfsl,imx27-usbB * okay2Shost>usb@02184400!fsl,imx6sl-usbfsl,imx27-usbD (Shost  disabledusbmisc@02184800[%!fsl,imx6sl-usbmiscfsl,imx6q-usbmiscHciethernet@02188000!fsl,imx6sl-fecfsl,imx25-fec@ ripgahbokaydefaultsleep hrrmiiusdhc@02190000!!fsl,imx6sl-usdhcfsl,imx6q-usdhc@  ipgahbperBokay"defaultstate_100mhzstate_200mhz h{     usdhc@02194000!!fsl,imx6sl-usdhcfsl,imx6q-usdhc@@  ipgahbperBokay"defaultstate_100mhzstate_200mhz !h"{# $  usdhc@02198000!!fsl,imx6sl-usdhcfsl,imx6q-usdhc@  ipgahbperBokay"defaultstate_100mhzstate_200mhz %h&{' (usdhc@0219c000!!fsl,imx6sl-usdhcfsl,imx6q-usdhc@  ipgahbperB disabledi2c@021a0000!fsl,imx6sl-i2cfsl,imx21-i2c@ $jokay~default )pfuze100@08 !fsl,pfuze100regulatorssw1ab8jsw1c8jsw2 52Zsw3a"sw3b"sw4 52ZswbstLK@N0c1i1vsnvsB@-vrefddrvgen1 5vgen2 5vgen3w@2Zc+i+vgen4w@2Zvgen5w@2Zvgen6w@2Zi2c@021a4000!fsl,imx6sl-i2cfsl,imx21-i2c@@ %kokay~default *wm8962@1a !wlf,wm8962f+,++,+ --c3i3i2c@021a8000!fsl,imx6sl-i2cfsl,imx21-i2c@ &l disabledmmdc@021b0000!fsl,imx6sl-mmdcfsl,imx6q-mmdc@rngb@021b4000@@ weim@021b8000@ ocotp@021bc000!fsl,imx6sl-ocotpsyscon@ciaudmux@021d8000#!fsl,imx6sl-audmuxfsl,imx31-audmux@okaydefault .backlight!pwm-backlight +/LK@ 0 @Bleds !gpio-ledsdefault 0user[debug  ( aheartbeatregulators !simple-busregulator@0!regulator-fixedusb_otg1_vbusLK@LK@ w |1ciregulator@1!regulator-fixedusb_otg2_vbusLK@LK@ w |1ciregulator@2!regulator-fixedwm8962-supply-3v1500c,i,regulator@3!regulator-fixedwm8962-supply-4v2AAc-i-regulator@4!regulator-fixedlcd-3v3 w |cisound+!fsl,imx6sl-evk-wm8962fsl,imx-audio-wm8962 wm8962-audio23cHeadphone JackHPOUTLHeadphone JackHPOUTRExt SpkSPKOUTLExt SpkSPKOUTRAMICMICBIASIN3RAMIC #address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2gpio3gpio4serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1device_typeregnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyclocksclock-namesarm-supplypu-supplysoc-supply#interrupt-cellsinterrupt-controllerinterrupt-parentlinux,phandle#clock-cellsclock-frequencyrangesinterruptscache-unifiedcache-levelarm,tag-latencyarm,data-latencydmasdma-namesstatusfsl,spi-num-chipselectscs-gpiospinctrl-namespinctrl-0spi-max-frequency#sound-dai-cellsfsl,fifo-depth#pwm-cellsgpio-controller#gpio-cellslinux,keymapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthfsl,tempmonfsl,tempmon-datafsl,anatopregmapmask#reset-cells#power-domain-cellsfsl,pins#dma-cellsfsl,sdma-ram-script-namelcd-supplydisplaybits-per-pixelbus-widthnative-modehactivevactivehback-porchhfront-porchvback-porchvfront-porchhsync-lenvsync-lenhsync-activevsync-activede-activepixelclk-activefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_mode#index-cellspinctrl-1phy-modepinctrl-2cd-gpioswp-gpiosregulator-boot-onregulator-ramp-delayDCVDD-supplyDBVDD-supplyAVDD-supplyCPVDD-supplyMICVDD-supplyPLLVDD-supplySPKVDD1-supplySPKVDD2-supplypwmsbrightness-levelsdefault-brightness-levellabellinux,default-triggergpioenable-active-highvin-supplyssi-controlleraudio-codecaudio-routingmux-int-portmux-ext-port