Ð þíç·8Þ( £ÝÜ<STMicroelectronics STM32MP157C eval daughter on eval mother4!st,stm32mp157c-ev1st,stm32mp157c-ed1st,stm32mp157cpuscpu@0!arm,cortex-a7,&¾6€HRdefaultsleeptimer@1!st,stm32h7-timer-triggerHokaycounter!st,stm32-timer-counter disabledtimer@40001000!st,stm32-timersH@ Æ'int``      ech1ch2ch3ch4uptrig disabledpwm !st,stm32-pwm3 disabledtimer@2!st,stm32h7-timer-triggerH disabledcounter!st,stm32-timer-counter disabledtimer@40002000!st,stm32-timersH@  Ç'int@`    ech1ch2ch3ch4 disabledpwm !st,stm32-pwm3 disabledtimer@3!st,stm32h7-timer-triggerH disabledcounter!st,stm32-timer-counter disabledtimer@40003000!st,stm32-timersH@0 È'int`` 7 8 9 : ; <ech1ch2ch3ch4uptrig disabledpwm !st,stm32-pwm3 disabledtimer@4!st,stm32h7-timer-triggerH disabledcounter!st,stm32-timer-counter disabledtimer@40004000!st,stm32-timersH@@ É'intokaytimer@5!st,stm32h7-timer-triggerHokaytimer@40005000!st,stm32-timersH@P Ê'int` Feup disabledtimer@6!st,stm32h7-timer-triggerH disabledtimer@40006000!st,stm32-timersH@` Ë'int disabledpwm !st,stm32-pwm3okay> H Rdefaultsleeptimer@11!st,stm32h7-timer-triggerH okaytimer@40007000!st,stm32-timersH@p Ì'int disabledpwm !st,stm32-pwm3 disabledtimer@12!st,stm32h7-timer-triggerH  disabledtimer@40008000!st,stm32-timersH@€ Í'int disabledpwm !st,stm32-pwm3 disabledtimer@13!st,stm32h7-timer-triggerH  disabledtimer@40009000!st,stm32-lptimerH@ o / 'muxƒ disabledpwm!st,stm32-pwm-lp3 disabledtrigger@0!st,stm32-lptimer-triggerH disabledcounter!st,stm32-lptimer-counter disabledspi@4000b000!st,stm32h7-spiH@° T$ ƒ‘L  ` ' (erxtx disabledaudio-controller@4000b000!st,stm32h7-i2s˜H@° T$ ` ' (erxtx disabledspi@4000c000!st,stm32h7-spiH@À T3 „‘L  ` = >erxtx disabledaudio-controller@4000c000!st,stm32h7-i2s˜H@À T3 ` = >erxtx disabledaudio-controller@4000d000!st,stm32h7-spdifrx˜H@Ð 'kclk Ta ` ] ^ erxrx-ctrl disabledserial@4000e000!st,stm32h7-uartH@à T& • disabledserial@4000f000!st,stm32h7-uartH@ð T' – disabledRdefaultsleepidle> H©³serial@40010000!st,stm32h7-uartH@ T4 —okayRdefaultsleepidle>H©serial@40011000!st,stm32h7-uartH@ T5 ˜ disabledi2c@40012000!st,stm32mp15-i2cH@  ÃeventerrorT  ‰‘L Óƒ disabledi2c@40013000!st,stm32mp15-i2cH@0 ÃeventerrorT!" Š‘L ÓƒokayRdefaultsleep>Há¹øcamera@3c !ovti,ov5640H< 'xclk  -9´okayportendpointBR\gtL3stmfx@42!st,stmfx-0300HBTrpinctrl!st,stmfx-0300-pinctrl˜¨›Š´Ljoystick-pinsÀgpio0gpio1gpio2gpio3gpio4ÅLni2c@40014000!st,stm32mp15-i2cH@@ ÃeventerrorTHI ‹‘L Óƒ disabledi2c@40015000!st,stm32mp15-i2cH@P ÃeventerrorTkl ‘L ÓƒokayRdefaultsleep>Há¹øcec@40016000 !st,stm32-cecH@` T^  ˆ 'cechdmi-cecokayRdefault>dac@40017000!st,stm32h7-dac-coreH@p 'pclk disabledRdefault> Ô!dac@1 !st,stm32-dacàHokaydac@2 !st,stm32-dacàHokayserial@40018000!st,stm32h7-uartH@€ TR š disabledserial@40019000!st,stm32h7-uartH@ TS › disabledtimer@44000000!st,stm32-timersHD Î'intp`       ech1ch2ch3ch4uptrigcom disabledpwm !st,stm32-pwm3 disabledtimer@0!st,stm32h7-timer-triggerH disabledcounter!st,stm32-timer-counter disabledtimer@44001000!st,stm32-timersHD Ï'int disabledpwm !st,stm32-pwm3okay>"H#Rdefaultsleeptimer@7!st,stm32h7-timer-triggerHokaycounter!st,stm32-timer-counter disabledserial@44003000!st,stm32h7-uartHD0 TG ™ disabledspi@44004000!st,stm32h7-spiHD@ T# ‚‘LH ` % &erxtx disabledRdefault>$audio-controller@44004000!st,stm32h7-i2s˜HD@ T# ` % &erxtx disabledspi@44005000!st,stm32h7-spiHDP TT …‘LI ` S Terxtx disabledtimer@44006000!st,stm32-timersHD` Ð'int@` i j k lech1uptrigcom disabledpwm !st,stm32-pwm3 disabledtimer@14!st,stm32h7-timer-triggerH disabledtimer@44007000!st,stm32-timersHDp Ñ'int ` m nech1up disabledpwm !st,stm32-pwm3 disabledtimer@15!st,stm32h7-timer-triggerH disabledtimer@44008000!st,stm32-timersHD€ Ò'int ` o pech1up disabledpwm !st,stm32-pwm3 disabledtimer@16!st,stm32h7-timer-triggerH disabledspi@44009000!st,stm32h7-spiHD TU †‘LJ ` U Verxtx disabledsai@4400a000!st,stm32h7-sai D HD D£ð TW‘LP disabledaudio-controller@4400a004˜!st,stm32-sai-sub-aH ž'sai_ck` W disabledaudio-controller@4400a024˜!st,stm32-sai-sub-bH$ ž'sai_ck` X disabledsai@4400b000!st,stm32h7-sai D°HD°D³ð T[‘LQ disabledaudio-controller@4400b004˜!st,stm32-sai-sub-aH Ÿ'sai_ck` Y disabledaudio-controller@4400b024˜!st,stm32-sai-sub-bH$ Ÿ'sai_ck` Z disabledsai@4400c000!st,stm32h7-sai DÀHDÀDÃð Tr‘LR disabledaudio-controller@4400c004˜!st,stm32-sai-sub-aH  'sai_ck` q disabledaudio-controller@4400c024˜!st,stm32-sai-sub-bH$  'sai_ck` r disableddfsdm@4400d000!st,stm32mp1-dfsdmHDÐ œ'dfsdm disabledfilter@0!st,stm32-dfsdm-adcàH Tn` eerx disabledfilter@1!st,stm32-dfsdm-adcàH To` ferx disabledfilter@2!st,stm32-dfsdm-adcàH Tp` gerx disabledfilter@3!st,stm32-dfsdm-adcàH Tq` herx disabledfilter@4!st,stm32-dfsdm-adcàH Ts` [erx disabledfilter@5!st,stm32-dfsdm-adcàH T~` \erx disableddma-controller@48000000 !st,stm32-dmaHH`T   / G‘LÀòýL%dma-controller@48001000 !st,stm32-dmaHH`T89:;<DEF H‘LÁòýL&dma-router@48002000!st,stm32h7-dmamuxHH @ò€%&! I‘LÂL adc@48003000!st,stm32mp1-adc-coreHH0TZ J¢'busadc›Š disabled>'Rdefault(.!Ô!L)adc@0!st,stm32mp1-adcàHr)T` erxokay :Jadc@100!st,stm32mp1-adcàHr)T` erx disabledsdmmc@48004000!arm,pl18xarm,primecellc%1€HH@ T‰Ãcmd_irq x 'apb_pclk‘LÐz‹' disabledRdefaultopendrainsleep>*H+©,«µRÁusb-otg@49000000!st,stm32mp15-hsotgsnps,dwc2HI ¦'otg‘LÈÍdwc2 TbÙè  ú otg-okay.>/Rdefault+0 0usb2-phymailbox@4c001000!st,stm32mp1-ipcc:HLF,ode = Ãrxtxwakeup SƒokayLmdcmi@4c006000!st,stm32-dcmiHL` TN‘M M'mclk` KetxokayRdefaultsleep>1H2portendpointB3QRgtLrcc@50000000!st,stm32mp1-rccsysconHP°ZLpwr@50001000!st,stm32mp1,pwr-regHP(g4reg11|reg11‹Èà£ÈàLRreg18|reg18‹w@£w@LSusb33|usb33‹2Z £2Z L-pwr_mcu@50001014!st,stm32mp151-pwr-mcusysconHPLeinterrupt-controller@5000d000!st,stm32mp1-extisyscon›ŠHPÐL syscon@50020000!st,stm32mp157-syscfgsysconHP 3Ltimer@50021000!st,stm32-lptimerHP o 0 'muxƒ disabledpwm!st,stm32-pwm-lp3 disabledtrigger@1!st,stm32-lptimer-triggerH disabledcounter!st,stm32-lptimer-counter disabledtimer@50022000!st,stm32-lptimerHP  o 2 ‘'muxƒ disabledpwm!st,stm32-pwm-lp3 disabledtrigger@2!st,stm32-lptimer-triggerH disabledtimer@50023000!st,stm32-lptimerHP0 o 4 ’'muxƒ disabledpwm!st,stm32-pwm-lp3 disabledtimer@50024000!st,stm32-lptimerHP@ o 5 “'muxƒ disabledpwm!st,stm32-pwm-lp3 disabledvrefbuf@50025000!st,stm32-vrefbufHPP‹ã`£&%  4 disabledsai@50027000!st,stm32h7-sai PpHPpPsð T’‘Lˆ disabledaudio-controller@50027004˜!st,stm32-sai-sub-aH ¡'sai_ck` c disabledaudio-controller@50027024˜!st,stm32-sai-sub-bH$ ¡'sai_ck` d disabledthermal@50028000!st,stm32-thermalHP€ T“ 5'pclk»okayLhash@54002000!st,stm32f756-hashHT  TP a‘ …`5 einÑokayrng@54003000 !st,stm32-rngHT0 |‘ †okaydma-controller@58000000!st,stm32h7-mdmaHX Tz d‘ ò! 0L5memory-controller@58002000!st,stm32mp1-fmc2-ebiHX  y‘ ÌokayP`dhl€Rdefaultsleep>6H7nand-controller@4,0!st,stm32mp1-fmc2-nfcHH   T0H`5 5 5  etxrxeccokaynand@0HÞspi@58003000!st,stm32f469-qspiHX0p ðqspiqspi_mm T\0`55etxrx z‘ ÎokayRdefaultsleep >89: H;<=mx66l51235l@0!jedec,spi-norHú oómx66l51235l@1!jedec,spi-norHú oósdmmc@58005000!arm,pl18xarm,primecellc%1€HXP T1Ãcmd_irq v 'apb_pclk‘ Ðz‹'okayRdefaultopendrainsleep>>?H@?©AB C&1µ<RÁDHEUbo|sdmmc@58007000!arm,pl18xarm,primecellc%1€HXp T|Ãcmd_irq w 'apb_pclk‘ Ñz‹'okayRdefaultopendrainsleep>FGHHG©IJ‰—µRÁH(¥crc@58009000!st,stm32f7-crcHX nokaystmmac-axi-config²ÂÒLKethernet@5800a000#!st,stm32mp1-dwmacsnps,dwmac-4.20aHX   ðstmmacetho=Ãmacirq.'stmmacethmac-clk-txmac-clk-rxeth-ckethstp( igh{pÜæ÷K+okay>LHMRdefaultsleep 4rgmii-id=èGNmdio0!snps,dwmac-mdioethernet-phy@0HLNusb@5800c000 !generic-ohciHXÀ o‘ Ø TJ disabledLOusb@5800d000 !generic-ehciHXÐ o‘ Ø TKROokay+Pdisplay-controller@5a001000!st,stm32-ltdcHZTXY §'lcd‘ okayportendpoint@0HBQL`watchdog@5a002000!st,stm32mp1-iwdgHZ  : 'pclklsiokay\ usbphyc@5a006000!st,stm32mp1-usbphycHZ` ‘ okayusb-phy@0hHs4~RSLPusb-phy@1hHs4~RSL0serial@5c000000!st,stm32h7-uartH\ T% ” disabledspi@5c001000!st,stm32h7-spiH\ TV ‡‘ @0`5"5#erxtx disabledi2c@5c002000!st,stm32mp15-i2cH\  ÃeventerrorT_` Œ‘ B ÓƒokayRdefaultsleep>THUá¹ø,€stpmic@33 !st,stpmic1H3 oV›Šokayregulators!st,stpmic1-regulatorsœW©W¶WÃWÐÜèXôW W(W5YDYbuck1|vddcore‹O€£™pSg~buck2|vdd_ddr‹™p£™pSg~LXbuck3|vdd‹2Z £2Z S g~L(buck4|v3v3‹2Z £2Z S~gLldo1|vdda‹,@ £,@ TL!ldo2|v2v8‹*¹€£*¹€TLldo3|vtt_ddr‹¡ £ q°S~ldo4|vdd_usbTL4ldo5|vdd_sd‹,@ £,@ T®LDldo6|v1v8‹w@£w@Tvref_ddr |vref_ddrSboost|bst_outTLYpwr_sw1 |vbus_otgT L.pwr_sw2|vbus_swT Àonkey!st,stpmic1-onkeyTÃonkey-fallingonkey-risingÛ okaywatchdog!st,stpmic1-wdt disabledrtc@5c004000!st,stm32mp1-rtcH\@ AÀ 'pclkrtc_ck Tokayefuse@5c005000!st,stm32mp15-bsecH\Pcalib@5cH\calib@5eH^i2c@5c009000!st,stm32mp15-i2cH\ ÃeventerrorT‡ˆ Ž‘ C Ó ƒ disabledtamp@5c00a000 !st,stm32-tampsysconsimple-mfdH\ Lfpin-controller@50002000!st,stm32mp157-pinctrl P ¤r   `ÿîLZgpio@50002000˜¨›ŠH T GPIOAokay´ZLVgpio@50003000˜¨›ŠH U GPIOBokay´Zgpio@50004000˜¨›ŠH  V GPIOCokay´Z gpio@50005000˜¨›ŠH0 W GPIODokay´Z0Logpio@50006000˜¨›ŠH@ X GPIOEokay´Z@gpio@50007000˜¨›ŠHP Y GPIOFokay´ZPLbgpio@50008000˜¨›ŠH` Z GPIOGokay´Z`LCgpio@50009000˜¨›ŠHp [ GPIOHokay´Zpgpio@5000a000˜¨›ŠH€ \ GPIOIokay´Z€Lgpio@5000b000˜¨›ŠH ] GPIOJokay´Zgpio@5000c000˜¨›ŠH  ^ GPIOKokay´Z adc1-in6-0L'pins\adc12-ain-0pins#\]^adc12-ain-1pins\]adc12-usb-cc-pins-0pinscec-0Lpins&3Dcec-sleep-0pinscec-1pins&3Dcec-sleep-1pinsdac-ch1-0Lpinsdac-ch2-0L pinsdcmi-0L1pins<xyz{|~„Fwƒ&dcmi-sleep-0L2pins<xyz{|~„Fwƒrgmii-0LLpins1 e d m n " B  ! &NDpins2 &NDpins3$ %     &rgmii-sleep-0LMpins1<edmn"B!$%rgmii-1pins1 e d m n " B  ! &NDpins2 &NDpins3$ % v w   &rgmii-sleep-1pins1<edmn"B!$%vwrgmii-2pins1 e d  n " B k ! &NDpins2 &NDpins3$ % v    &rgmii-sleep-2pins1<edn"Bk!$%vrmii-0pins1m n   ! &NDpins2 $ %  &rmii-sleep-0pins1$mn!$%fmc-0L6pins144 5 ; < > ? 0 1 G H I J i &NDpins26 ^fmc-sleep-0L7pins845;<>?01GHIJ6ifmc-1pinsT4 5  > ? 0 1 G H I J K L M N O 8 9 : i l &NDfmc-sleep-1pinsT45>?01GHIJKLMNO89:ili2c1-0pins<_&3Di2c1-sleep-0pins<_i2c1-1pins^_&3Di2c1-sleep-1pins^_i2c2-0Lpinstu&3Di2c2-sleep-0Lpinstui2c2-1pinsu&3Di2c2-sleep-1pinsui2c2-2pinsQu&3Di2c2-sleep-2pinsQui2c5-0Lpins  &3Di2c5-sleep-0Lpins  i2c5-1pins01&3Di2c5-sleep-1pins01i2s2-0pins ƒ DN&i2s2-sleep-0pins ƒ ltdc-0pinspgŠ‰Zrsxyz |OEF}~€‚9lj:„8&NDltdc-sleep-0pinspgŠ‰Zrsxyz |OEF}~€‚9lj:„8ltdc-1pinspŽŒ§‘’“”•–—˜™š› ¡¢œžŸ£¤¥¦&NDltdc-sleep-1pinspŽŒ§‘’“”•–—˜™š› ¡¢œžŸ£¤¥¦ltdc-2pins1T  36:KLMOt xyz}…†‰Š&NDpins2N&NDltdc-sleep-2pins1X 36:KLMOtxyz}…†‰ŠNltdc-3pins1g&NDpins2lŠ‰Mmsxy{|OE}Kt ‹ h9lj:L‡&NDltdc-sleep-3pinspgŠ‰Mmsxy{|OE}Kt‹h9lj:L‡m-can1-0L\pins1} DN&pins2‰ &m_can1-sleep-0L]pins}‰m-can1-1pins1 DN&pins2 &m_can1-sleep-1pins  m-can2-0pins1 DN&pins2 &m_can2-sleep-0pinspwm1-0pins IKNÅNDpwm1-sleep-0pins IKNpwm2-0LpinsÅNDpwm2-sleep-0Lpinspwm3-0pins'ÅNDpwm3-sleep-0pins'pwm3-1pins&NDpwm3-sleep-1pinspwm4-0pins>?ÅNDpwm4-sleep-0pins>?pwm4-1pins=ÅNDpwm4-sleep-1pins=pwm5-0pins{ÅNDpwm5-sleep-0pins{pwm5-1pins {|€&NDpwm5-sleep-1pins {|€pwm8-0L"pins‚ÅNDpwm8-sleep-0L#pins‚pwm12-0L pinsvÅNDpwm12-sleep-0L pinsvqspi-clk-0L8pinsZ &NDqspi-clk-sleep-0L;pinsZqspi-bk1-0L9pins1X Y W V &NDpins2 ^NDqspi-bk1-sleep-0L<pinsXYWVqspi-bk2-0L:pins1r s j g &NDpins2 ^NDqspi-bk2-sleep-0L=pinsrsjg sai2a-0pins… † ‡ @ DN&sai2a-sleep-0pins…†‡@sai2a-1pins1 † ‡ = DN&sai2a-sleep-1pins †‡=sai2a-4pins = ; < DN&pins1[ &sai2a-5pins =;<sai2b-0pins1 L M N DN&pins2[ &sai2b-sleep-0pins[LMNsai2b-1pins[ &sai2b-sleep-1pins[sai2a-sleep-5pins[sai4a-0pins DN&sai4a-sleep-0pinssdmmc1-b4-0L>pins1( ) * + 2 DN&pins2, DN&sdmmc1-b4-od-0L@pins1( ) * + DN&pins2, DN&pins32 D3&sdmmc1-b4-sleep-0LApins()*+,2sdmmc1-dir-0L?pins1 R '  DN^pins2D ^sdmmc1-dir-sleep-0LBpinsR'Dsdmmc1-dir-1pins1 R N  DN^pins2D ^sdmmc1-dir-sleep-1pinsRNDsdmmc2-b4-0LFpins1    f DN^pins2C DN^sdmmc2-b4-od-0LHpins1    DN^pins2C DN^pins3f D3^sdmmc2-b4-sleep-0LIpinsCfsdmmc2-b4-1pins1    f DN&pins2C DN&sdmmc2-b4-od-1pins1    DN&pins2C DN&pins3f D3&sdmmc2-d47-0LGpins E 3 DN^sdmmc2-d47-sleep-0LJpins E3sdmmc2-d47-1pins & ' DN&sdmmc2-d47-sleep-1pins &'sdmmc2-d47-2pins  & ' DN^sdmmc2-d47-sleep-2pins&'sdmmc2-d47-3pins E ' sdmmc2-d47-sleep-3pins E'sdmmc3-b4-0L*pins1P T U 7 Q DN^pins2o DN^sdmmc3-b4-od-0L+pins1P T U 7 DN^pins2o DN^pins3Q D3^sdmmc3-b4-sleep-0L,pinsPTU7oQsdmmc3-b4-1pins1P T 5 7 0 DN^pins2o DN^sdmmc3-b4-od-1pins1P T 5 7 DN^pins2o DN^pins30 D3^sdmmc3-b4-sleep-1pinsPT57o0spdifrx-0pinsl &spdifrx-sleep-0pinslspi2-0pins1ƒ&NDpins2‚&spi4-0pinsLF&NDpins2M&stusb1600-0pins‹^uart4-0Lpins1k&NDpins2 &uart4-idle-0Lpins1kpins2 &uart4-sleep-0Lpinskuart4-1pins11 &NDpins2 &uart4-2pins1k&NDpins2 &uart7-0pins1H&NDpins2 GJI&uart7-1pins1W&NDpins2V&uart7-2pins1H&NDpins2G&uart7-idle-2pins1Hpins2G&uart7-sleep-2pinsHGuart8-0pins1A &NDpins2@ &uart8rtscts-0pinsg j &usart2-0pins1U4&NDpins263&usart2-sleep-0pinsU463usart2-1pins1U&NDpins2TO&usart2-sleep-1pinsUTOusart2-2pins154&NDpins263&usart2-idle-2pins1 543pins26&usart2-sleep-2pins5463usart3-0pins1&NDpins2 &usart3-1L pins1h &NDpins2 Š &usart3-idle-1Lpins1 hŠpins2 &usart3-sleep-1LpinshŠusart3-2pins1h &NDpins2 &usart3-idle-2pins1 hpins2 &usart3-sleep-2pinshusbotg-hs-0L/pins usbotg-fs-dp-dm-0pins  pin-controller-z@54004000!st,stm32mp157-z-pinctrl T@îr   `ÿL[gpio@54004000˜¨›ŠH _ GPIOZk okay´[i2c2-0pins&3Di2c2-sleep-0pinsi2c4-0LTpins”•&3Di2c4-sleep-0LUpins”•spi1-0L$pins1’&NDpins2‘&can@4400e000 !bosch,m_canHDàDðm_canmessage_ramT Ãint0int1  'hclkcclk z okayRdefaultsleep>\H]can@4400f000 !bosch,m_canHDðD(ðm_canmessage_ramT Ãint0int1  'hclkcclk z  disabledgpu@59000000 !vivante,gcHY Tm e~ 'buscore‘ ʼn^dsi@5a000000 !st,stm32-dsiHZ £_¤'pclkrefpx_clk‘ Íapbokay™Sportsport@0HendpointB`LQport@1HendpointBaLdpanel-dsi@0!raydium,rm68200H -b¨c²okayportendpointBdLacryp@54001000!st,stm32mp1-crypHT TO `‘ „okayahb!st,mlahbsimple-bus$¿800m4@10000000!st,stm32mp1-m4H08‘ ! Ê  Ý êe ùfDÿÿÿÿ fHÿÿÿÿokay ghijkl ,mmm 3vq0vq1shutdownr TDchosen >serial0:115200n8memory@c0000000nRdefaultbutton-0 ‡JoySel rTbutton-1 ‡JoyDown lrTbutton-2 ‡JoyLeft irTbutton-3 ‡JoyRight jrTbutton-4 ‡JoyUp grTpanel-backlight!gpio-backlight 'o  ˜okayLc #address-cells#size-cellsmodelcompatibleclock-frequencydevice_typeregphandleinterruptsinterrupt-affinityinterrupt-parentmethod#interrupt-cellsinterrupt-controller#clock-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisst,syscfgstatusrangesclocksclock-names#pwm-cellspinctrl-0pinctrl-1pinctrl-namesdmasdma-namesinterrupts-extendedwakeup-sourceresets#sound-dai-cellspinctrl-2uart-has-rtsctsinterrupt-namesst,syscfg-fmpi2c-scl-rising-time-nsi2c-scl-falling-time-nsDOVDD-supplypowerdown-gpiosreset-gpiosrotationremote-endpointbus-widthdata-shifthsync-activevsync-activepclk-samplevdd-supplygpio-controller#gpio-cellsgpio-rangespinsbias-pull-downvref-supply#io-channel-cells#dma-cellsst,mem2memdma-requestsdma-mastersdma-channelsvdda-supplyst,adc-channelsst,min-sample-time-nsecsarm,primecell-periphidcap-sd-highspeedcap-mmc-highspeedmax-frequencybroken-cdst,neg-edgevmmc-supplyreset-namesg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizedr_modeusb33d-supplyvbus-supplyphysphy-names#mbox-cellsst,proc-idbus-type#reset-cellsvdd_3v3_usbfs-supplyregulator-nameregulator-min-microvoltregulator-max-microvolt#thermal-sensor-cellsdma-maxburstnand-on-flash-bbtreg-namesspi-rx-bus-widthspi-max-frequencycd-gpiosdisable-wpst,sig-dirst,use-ckinvqmmc-supplysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-ddr50non-removableno-sdno-sdiommc-ddr-3_3vsnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blenst,sysconsnps,mixed-burstsnps,pblsnps,en-tx-lpi-clockgatingsnps,axi-configsnps,tsophy-modemax-speedphy-handlecompaniontimeout-sec#phy-cellsphy-supplyvdda1v1-supplyvdda1v8-supplybuck1-supplybuck2-supplybuck3-supplybuck4-supplyldo1-supplyldo2-supplyldo3-supplyldo4-supplyldo5-supplyldo6-supplyvref_ddr-supplyboost-supplypwr_sw1-supplypwr_sw2-supplyregulator-always-onregulator-initial-moderegulator-over-current-protectionst,mask-resetregulator-boot-onregulator-active-dischargepower-off-time-secpins-are-numberedst,packagest,bank-namengpiospinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upst,bank-ioportbosch,mram-cfgcontiguous-areaphy-dsi-supplybacklightpower-supplydma-rangesst,syscfg-holdbootst,syscfg-tzst,syscfg-pddsst,syscfg-rsc-tblst,syscfg-m4-statememory-regionmboxesmbox-namesstdout-pathno-mapserial0serial1ethernet0regulator-typegpios-stateslabellinux,codedefault-on