Z8( H?toradex,colibri_t30-eval-v3toradex,colibri_t30nvidia,tegra30 +07Toradex Colibri T30 on Colibri Evaluation Boardemc-dvfs-opp-tableoperating-points-v2=opp@12750000,950 E~~pSŒZopp@12750000,1000 EB@B@pSŒZopp@12750000,1250 EpSŒZopp@25500000,950 E~~pS`Zopp@25500000,1000 EB@B@pS`Zopp@25500000,1250 EpS`Zopp@27000000,950 E~~pSZopp@27000000,1000 EB@B@pSZopp@27000000,1250 EpSZopp@51000000,950 E~~pS 2Zopp@51000000,1000 EB@B@pS 2Zopp@51000000,1250 EpS 2Zopp@54000000,950 E~~pS7Zopp@54000000,1000 EB@B@pS7Zopp@54000000,1250 EpS7Zopp@102000000,950 E~~pSeZopp@102000000,1000 EB@B@pSeZopp@102000000,1250 EpSeZopp@108000000,1000 EB@B@pSoZopp@108000000,1250 EpSoZopp@204000000,1000 EB@B@pS (Zkopp@204000000,1250 EpS (Zkopp@333500000,1000 EB@B@pS`Zopp@333500000,1200 EOOpS`Zopp@333500000,1250 EpS`Zopp@375000000,1000 EB@B@pSZ Zopp@375000000,1200 EOOpSZ Zopp@375000000,1250 EpSZ Zopp@400000000,1000 EB@B@pSׄZopp@400000000,1200 EOOpSׄZopp@400000000,1250 EpSׄZopp@416000000,1200 EOOpS˨Zopp@416000000,1250 EpS˨Zopp@450000000,1200 EOOpStZopp@450000000,1250 EpStZopp@533000000,1200 EOOpS@Zopp@533000000,1250 EpS@Zopp@625000000,1200 EOOpS%@@Zopp@625000000,1250 EpS%@@Zopp@667000000,1200 EOOpS'Zopp@750000000,1300 E  pS,Zopp@800000000,1300 E  pS/Zopp@900000000,1350 EpppS5Zemc-bandwidth-opp-tableoperating-points-v2= opp@12750000SŒZwpopp@25500000S`Zwopp@27000000SZwKopp@51000000S 2Zw9opp@54000000S7Zwopp@102000000SeZw sopp@108000000SoZw /opp@204000000S (Zwkopp@333500000S`Zw(opp@375000000SZ Zw-opp@400000000SׄZw0opp@416000000S˨Zw2opp@450000000StZw6opp@533000000S@ZwA@opp@625000000S%@@ZwLK@opp@667000000S'ZwQkopp@750000000S,Zw[opp@800000000S/Zwaopp@900000000S5Zwmmemory@80000000memory@pcie@3000nvidia,tegra30-pciepci08 padsaficsbc intrmsi b+@@ B(( FHpexafipll_ecmlFHJpexafipcie_x #disabledpci@1,0pci* #disabled+=pci@2,0pci* #disabled+=pci@3,0pci*@ #disabled+=sram@40000000 mmio-sram@+ @sram@400N= host1x@50000000nvidia,tegra30-host1xP@ACsyncpthost1xhost1xhost1xS + TTmpe@54040000nvidia,tegra30-mpeT D<<mpeSvi@54080000nvidia,tegra30-viT EviSepp@540c0000nvidia,tegra30-eppT  FeppSisp@54100000nvidia,tegra30-ispT GispSgr2d@54140000nvidia,tegra30-gr2dT H2dSgr3d@54180000nvidia,tegra30-gr3dTb3d3d2b3d3d2S  dc@54200000nvidia,tegra30-dcT  I dcparentdcSZ<f#twinawinbwinb-vfilterwinccursorrgb#okaydc@54240000nvidia,tegra30-dcT$ J dcparentdcSZ<f#twinawinbwinb-vfilterwinccursorrgb #disabledhdmi@54280000nvidia,tegra30-hdmiT( K3 hdmiparent3hdmi#okay o   tvo@542c0000nvidia,tegra30-tvoT, L #disableddsi@54300000nvidia,tegra30-dsiT00 dsiparent0dsi #disableddsi@54400000nvidia,tegra30-dsiT@R dsiparentTdsi #disabledtimer@50040600arm,cortex-a9-twd-timerP    interrupt-controller@50041000arm,cortex-a9-gicPP =cache-controller@50043000arm,pl310-cacheP0  interrupt-controller@60004000nvidia,tegra30-ictlr(`@`AP`BP`CP`DP =timer@60005000*nvidia,tegra30-timernvidia,tegra20-timer`PH)*yzclock@60006000nvidia,tegra30-car``)6=flow-controller@60007000nvidia,tegra30-flowctrl`pdma@6000a000,nvidia,tegra30-apbdmanvidia,tegra20-apbdma`hijklmnopqrstuvw""dmaC=ahb@6000c000nvidia,tegra30-ahb`Pactmon@6000c800nvidia,tegra30-actmon` -w9 actmonemcwactmonN  f' tcpu-readgpio@6000d000nvidia,tegra30-gpio`` !"#7WY}bn=lan-reset-n~ LAN_RESET#vde@6001a000&nvidia,tegra30-vdenvidia,tegra20-vdeH`````````*sxebsevmbeppemcetfeppbvdmaframeid $   sync-tokenbsevsxe=vdemc=Sapbmisc@70000800.nvidia,tegra30-apbmiscnvidia,tegra20-apbmiscpdppinmux@70000868nvidia,tegra30-pinmuxphp0defaultpinmux=clk1-out-pw4 clk1_out_pw4 extperiph1dap3-fs-pp05dap3_fs_pp0dap3_sclk_pp3dap3_din_pp1dap3_dout_pp2i2s2gmi-ad0-pg0gmi_ad0_pg0gmi_ad2_pg2gmi_ad3_pg3gmi_ad4_pg4gmi_ad5_pg5gmi_ad6_pg6gmi_ad7_pg7gmi_ad8_ph0gmi_ad9_ph1gmi_ad10_ph2gmi_ad11_ph3gmi_ad12_ph4gmi_ad13_ph5gmi_ad14_ph6gmi_ad15_ph7gmi_adv_n_pk0gmi_clk_pk1gmi_cs4_n_pk2gmi_cs2_n_pk3gmi_iordy_pi5gmi_oe_n_pi1gmi_wait_pi7gmi_wr_n_pi0dap1_fs_pn0dap1_din_pn1dap1_dout_pn2dap1_sclk_pn3dap2_fs_pa2dap2_sclk_pa3dap2_din_pa4dap2_dout_pa5spi1_sck_px5spi1_mosi_px4spi1_cs0_n_px6spi2_cs0_n_px3spi2_miso_px1spi2_mosi_px0spi2_sck_px2uart2_cts_n_pj5uart2_rts_n_pj6gmidap4-din-pp5dap4_din_pp5dap4_dout_pp6dap4_fs_pp4dap4_sclk_pp7pbb7sdmmc1_clk_pz0sdmmc1_cmd_pz1sdmmc1_dat0_py7sdmmc1_dat1_py6sdmmc1_dat3_py4uart3_cts_n_pa1uart3_txd_pw6uart3_rxd_pw7rsvd2lcd-d18-pm2ilcd_d18_pm2lcd_d19_pm3lcd_d20_pm4lcd_d21_pm5lcd_d22_pm6lcd_d23_pm7lcd_dc0_pn6pex_l2_clkreq_n_pcc7rsvd3lcd-cs0-n-pn4Ulcd_cs0_n_pn4lcd_sdin_pz2pu0pu1pu2pu3pu4pu5pu6spi1_miso_px7uart3_rts_n_pc0rsvd4lcd-pwr0-pb24lcd_pwr0_pb2lcd_sck_pz4lcd_sdout_pn5lcd_wr_n_pz3hdcppbb4pbb4pbb5pbb6 displayblcd-cs1-n-pw0lcd_cs1_n_pw0rsvd4owrowrrsvd3sdmmc3-dat4-pd1sdmmc3_dat4_pd1sdmmc3sdmmc3-dat5-pd0sdmmc3_dat5_pd0sdmmc3pv2pv2rsvd4sdmmc3-dat3-pb4sdmmc3_dat3_pb4pwm0kb-row8-ps0 kb_row8_ps0kbcddc-scl-pv4ddc_scl_pv4ddc_sda_pv5i2c4gen2-i2c-scl-pt5"gen2_i2c_scl_pt5gen2_i2c_sda_pt6rsvd4 spdif-in-pk6 spdif_in_pk6hdaclk2-out-pw5&clk2_out_pw5pcc2pv3sdmmc1_dat2_py5rsvd2lcd-pwr1-pc14lcd_pwr1_pc1pex_l1_clkreq_n_pdd6pex_l1_rst_n_pdd5rsvd3pv1$pv1sdmmc3_dat0_pb7sdmmc3_dat1_pb6rsvd1hdmi-int-pn7 hdmi_int_pn7hdmigen1-i2c-scl-pc4"gen1_i2c_scl_pc4gen1_i2c_sda_pc5i2c1 lcd-d0-pe0lcd_d0_pe0lcd_d1_pe1lcd_d2_pe2lcd_d3_pe3lcd_d4_pe4lcd_d5_pe5lcd_d6_pe6lcd_d7_pe7lcd_d8_pf0lcd_d9_pf1lcd_d10_pf2lcd_d11_pf3lcd_d12_pf4lcd_d13_pf5lcd_d14_pf6lcd_d15_pf7lcd_d16_pm0lcd_d17_pm1lcd_de_pj1lcd_hsync_pj3lcd_pclk_pb3lcd_vsync_pj4 displayalcd-m1-pw1 lcd_m1_pw1rsvd3kb-row10-ps2 kb_row10_ps2sdmmc2kb-row11-ps3Akb_row11_ps3kb_row12_ps4kb_row13_ps5kb_row14_ps6kb_row15_ps7sdmmc2gmi-wp-n-pc7 gmi_wp_n_pc7rsvd1cam-mclk-pcc0cam_mclk_pcc0vi_alt3cam-i2c-scl-pbb1"cam_i2c_scl_pbb1cam_i2c_sda_pbb2rsvd3 pbb0 pbb0pcc1rsvd2pbb3pbb3 displaybgmi-rst-n-pi4gmi_rst_n_pi4gmivi-vsync-pd6vi_d0_pt4vi_d1_pd5vi_d2_pl0vi_d3_pl1vi_d4_pl2vi_d5_pl3vi_d6_pl4vi_d7_pl5vi_d8_pl6vi_d9_pl7vi_d10_pt2vi_d11_pt3vi_hsync_pd7vi_mclk_pt1vi_pclk_pt0vi_vsync_pd6visdmmc3-dat2-pb5sdmmc3_dat2_pb5pwm1sdmmc3-clk-pa6sdmmc3_clk_pa6pwm2sdmmc3-cmd-pa7sdmmc3_cmd_pa7pwm3ulpi-clk-py04ulpi_clk_py0ulpi_dir_py1ulpi_nxt_py2ulpi_stp_py3spi1sdmmc3-dat6-pd3 sdmmc3_dat6_pd3sdmmc3_dat7_pd4spdifulpi-data0xulpi_data0_po1ulpi_data1_po2ulpi_data2_po3ulpi_data3_po4ulpi_data4_po5ulpi_data5_po6ulpi_data6_po7ulpi_data7_po0uartagmi-a16-pj70gmi_a16_pj7gmi_a17_pb0gmi_a18_pb1gmi_a19_pk7uartduart2-rxduart2_rxd_pc3uart2_txd_pc2uartbspdif-out-pk5spdif_out_pk5rsvd2spi2-cs1-n-pw2spi2_cs1_n_pw2 spi2_altspi2-cs2-n-pw3spi2_cs2_n_pw3 spi2_altcrt-hsync-pv6crt_hsync_pv6crt_vsync_pv7rsvd2sdmmc4-clk-pcc41sdmmc4_clk_pcc4sdmmc4_cmd_pt7sdmmc4_rst_n_pcc3sdmmc4sdmmc4-dat0-paa0sdmmc4_dat0_paa0sdmmc4_dat1_paa1sdmmc4_dat2_paa2sdmmc4_dat3_paa3sdmmc4_dat4_paa4sdmmc4_dat5_paa5sdmmc4_dat6_paa6sdmmc4_dat7_paa7sdmmc4pex-l0-rst-n-pdd1"pex_l0_rst_n_pdd1pex_wake_n_pdd3rsvd3pex-l0-clkreq-n-pdd2)pex_l0_clkreq_n_pdd2pex_l0_prsnt_n_pdd0rsvd3pex-l2-rst-n-pcc6&pex_l2_rst_n_pcc6pex_l2_prsnt_n_pdd7rsvd3clk1-req-pee2"clk1_req_pee2pex_l1_prsnt_n_pdd4rsvd3clk2-req-pcc5Xclk2_req_pcc5clk3_out_pee0clk3_req_pee1clk_32k_out_pa0hdmi_cec_pee3sys_clk_req_pz5rsvd2gmi-dqs-pi2Hgmi_dqs_pi2kb_col2_pq2kb_col3_pq3kb_col4_pq4kb_col5_pq5kb_row4_pr4rsvd4kb-col0-pq0`kb_col0_pq0kb_col1_pq1kb_col6_pq6kb_col7_pq7kb_row5_pr5kb_row6_pr6kb_row7_pr7kb_row9_ps1kbckb-row0-pr00kb_row0_pr0kb_row1_pr1kb_row2_pr2kb_row3_pr3rsvd3lcd-pwr2-pc6 lcd_pwr2_pc6hdcppwr-i2c-scl-pz6 pwr_i2c_scl_pz6pwr_i2c_sda_pz7i2cpwr lcd-dc1-pd2 lcd_dc1_pd2rsvd3pv0pv0rsvd1serial@70006000(nvidia,tegra30-uartnvidia,tegra20-uartp`@ $serial(-rxtx#okayserial@70006040nvidia,tegra30-hsuartp`@@ %serial(  -rxtx#okayserial@70006200(nvidia,tegra30-uartnvidia,tegra20-uartpb .77serial(  -rxtx #disabledserial@70006300nvidia,tegra30-hsuartpc ZAAserial(-rxtx#okayserial@70006400(nvidia,tegra30-uartnvidia,tegra20-uartpd [BBserial(-rxtx #disabledgmi@70009000nvidia,tegra30-gmip+H*gmi*gmi #disabledpwm@7000a000&nvidia,tegra30-pwmnvidia,tegra20-pwmp7pwm#okay=&rtc@7000e000&nvidia,tegra30-rtcnvidia,tegra20-rtcp i2c@7000c000&nvidia,tegra30-i2cnvidia,tegra20-i2cp &+ div-clkfast-clk i2c(-rxtx#okayBrtc@68 st,m41t0hi2c@7000c400&nvidia,tegra30-i2cnvidia,tegra20-i2cp T+6div-clkfast-clk6i2c(-rxtx #disabledi2c@7000c500&nvidia,tegra30-i2cnvidia,tegra20-i2cp \+Cdiv-clkfast-clkCi2c(-rxtx #disabledi2c@7000c700&nvidia,tegra30-i2cnvidia,tegra20-i2cp x+ggi2cdiv-clkfast-clk(-rxtx#okayB'=i2c@7000d000&nvidia,tegra30-i2cnvidia,tegra20-i2cp 5+/div-clkfast-clk/i2c(-rxtx#okayBcodec@a fsl,sgtl5000 Rco{x=$pmic@2d ti,tps65911- Vbn="regulatorsvdd1+V1.35_VDDIO_DDR!p9pQvddctrl+V1.0_VDD_CPU!090Qvio+V1.8!w@9w@Q=ldo2 EN_+V3.3!2Z92ZQldo4+V1.2_VDD_RTC!O9OQldo5+V2.8_AVDD_VDAC!*9*Qldo6+V1.05_AVDD_PLLE!9ldo7+V1.2_AVDD_PLL!O9OQldo8+V1.0_VDD_DDR_HS!B@9B@Qtouchscreen@41 st,stmpe811A enqxstmpe_touchscreen st,stmpe-tsstmpe_adc st,stmpe-adctemp-sensor@4cnational,lm95245Lregulator@60 ti,tps62362`tps62362-vout! 9\ Q0spi@7000d400*nvidia,tegra30-slinknvidia,tegra20-slinkp ;+))spi(-rxtx#okayC}x@can@0microchip,mcp2515 CU spi@7000d600*nvidia,tegra30-slinknvidia,tegra20-slinkp R+,,spi(-rxtx #disabledspi@7000d800*nvidia,tegra30-slinknvidia,tegra20-slinkp S+..spi(-rxtx #disabledspi@7000da00*nvidia,tegra30-slinknvidia,tegra20-slinkp ]+DDspi(-rxtx #disabledspi@7000dc00*nvidia,tegra30-slinknvidia,tegra20-slinkp ^+hhspi(-rxtx #disabledspi@7000de00*nvidia,tegra30-slinknvidia,tegra20-slinkp O+ijspi(-rxtx #disabledkbc@7000e200&nvidia,tegra30-kbcnvidia,tegra20-kbcp U$$kbc #disabledpmc@7000e400nvidia,tegra30-pmcp pclkclk32k_in)d|=%i2c-thermtrip7P-`?pmemory-controller@7000f000nvidia,tegra30-mcp mc M6=memory-controller@7000f400nvidia,tegra30-emcp N9N=fuse@7000f800nvidia,tegra30-efusepfuse'fusehda@70030000nvidia,tegra30-hdap Q}ohdahda2hdmihda2codec_2x}ohdahda2hdmihda2codec_2x#okayahub@70080000nvidia,tegra30-ahubpp gjkd_audioapbifXjk eflmn <d_audioapbifi2s0i2s1i2s2i2s3i2s4dam0dam1dam2spdif@( -rx0tx0rx1tx1rx2tx2rx3tx3+i2s@70080300nvidia,tegra30-i2spi2s #disabledi2s@70080400nvidia,tegra30-i2sp  i2s #disabledi2s@70080500nvidia,tegra30-i2spi2s#okay=#i2s@70080600nvidia,tegra30-i2speei2s #disabledi2s@70080700nvidia,tegra30-i2spffi2s #disabledmmc@78000000nvidia,tegra30-sdhcix sdhcisdhci #disabledmmc@78000200nvidia,tegra30-sdhcix  sdhci sdhci#okay mmc@78000400nvidia,tegra30-sdhcix EsdhciEsdhci #disabledmmc@78000600nvidia,tegra30-sdhcix sdhcisdhci#okayusb@7d000000nvidia,tegra30-ehciusb-ehci}@ utmiusb'A#okayLotgusb-phy@7d000000nvidia,tegra30-usb-phy}@}@utmiregpll_uutmi-padsusbutmi-padsT_ y3 $;Q#okayo=usb@7d004000nvidia,tegra30-ehciusb-ehci}@@ utmi::usbA#okay+asix@1{usb-phy@7d004000nvidia,tegra30-usb-phy}@@}@utmi:regpll_uutmi-pads:usbutmi-padsT_ y3 $;#okayo=usb@7d008000nvidia,tegra30-ehciusb-ehci}@ autmi;;usbA#okayusb-phy@7d008000nvidia,tegra30-usb-phy}@}@utmi;regpll_uutmi-pads;usbutmi-padsT_y3 $;#okayo=cpus+cpu@0cpuarm,cortex-a9=cpu@1cpuarm,cortex-a9=cpu@2cpuarm,cortex-a9= cpu@3cpuarm,cortex-a9=!pmuarm,cortex-a9-pmu0 !xtal1 fixed-clock)B=regulator-1v8-avdd-hdmi-pllregulator-fixed+V1.8_AVDD_HDMI_PLL!w@9w@ "= regulator-3v3-avdd-hdmiregulator-fixed+V3.3_AVDD_HDMI!2Z92Z "= regulator-5v0-charge-pumpregulator-fixed+V5.0!LK@9LK@Q=regulator-lan-v-busregulator-fixed LAN_V_BUS!LK@9LK@ =regulator-module-3v3regulator-fixed+V3.3!2Z92ZQ=regulator-module-3v3-audioregulator-fixed+V3.3_AUDIO_AVDD_S!2Z92ZQ=soundEtoradex,tegra-audio-sgtl5000-colibri_t30nvidia,tegra-audio-sgtl5000Toradex Colibri T30;Headphone JackHP_OUTLINE_INLine In JackMIC_INMic Jack#$%pll_apll_a_out0mclk x% xaliases 0/i2c@7000c000/rtc@68 5/i2c@7000d000/pmic@2d :/rtc@7000e000 ?/serial@70006000 G/serial@70006040 O/serial@70006300chosen Wserial0:115200n8backlightpwm-backlight c@  u   &LK@='osc3 fixed-clock)B$=gpio-keys gpio-keyswakeup SODIMM pin 45 wakeup   paneledt,et057090dhu ' =regulator-3v3regulator-fixed3.3V_SW!2Z92Z=regulator-5v0regulator-fixed5V_SW!LK@9LK@= regulator-usbc-vbusregulator-fixed VCC_USB5!LK@9LK@ =regulator-usbh-vbusregulator-fixed VCC_USB[1-4]!LK@9LK@  = compatibleinterrupt-parent#address-cells#size-cellsmodelphandleopp-microvoltopp-hzopp-supported-hwopp-suspendopp-peak-kBpsdevice_typeregreg-namesinterruptsinterrupt-names#interrupt-cellsinterrupt-map-maskinterrupt-mapbus-rangerangesclocksclock-namesresetsreset-namesstatusassigned-addressesnvidia,num-lanespooliommusnvidia,headinterconnectsinterconnect-namesnvidia,panelnvidia,ddc-i2c-busnvidia,hpd-gpiopll-supplyvdd-supplyhdmi-supplyinterrupt-controllerarm,data-latencyarm,tag-latencycache-unifiedcache-level#clock-cells#reset-cells#dma-cellsoperating-points-v2#gpio-cellsgpio-controllergpio-hoggpiosoutput-highline-nameirampinctrl-namespinctrl-0nvidia,pinsnvidia,functionnvidia,pullnvidia,tristatenvidia,enable-inputnvidia,open-drainreg-shiftdmasdma-names#pwm-cellsclock-frequency#sound-dai-cellsVDDA-supplyVDDD-supplyVDDIO-supplywakeup-sourceti,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onirq-gpioidblocksirq-triggerst,adc-freqst,mod-12bst,ref-selst,sample-timest,ave-ctrlst,fraction-zst,i-drivest,settlingst,touch-det-delayst,norequest-maskregulator-boot-onti,vsel0-state-lowti,vsel1-state-lowspi-max-frequencyxceiver-supplynvidia,invert-interruptnvidia,suspend-modenvidia,cpu-pwr-good-timenvidia,cpu-pwr-off-timenvidia,core-pwr-good-timenvidia,core-pwr-off-timenvidia,core-power-req-active-highnvidia,sys-clock-req-active-highnvidia,i2c-controller-idnvidia,bus-addrnvidia,reg-addrnvidia,reg-data#iommu-cells#interconnect-cellsnvidia,memory-controllernvidia,ahub-cif-idsbus-widthcd-gpiosno-1-8-vnon-removablevmmc-supplyvqmmc-supplymmc-ddr-1_8vphy_typenvidia,needs-double-resetnvidia,phydr_mode#phy-cellsnvidia,hssync-start-delaynvidia,idle-wait-delaynvidia,elastic-limitnvidia,term-range-adjnvidia,xcvr-setupnvidia,xcvr-setup-use-fusesnvidia,xcvr-lsfslewnvidia,xcvr-lsrslewnvidia,xcvr-hsslewnvidia,hssquelch-levelnvidia,hsdiscon-levelnvidia,has-utmi-pad-registersvbus-supplylocal-mac-addressinterrupt-affinityenable-active-highvin-supplynvidia,modelnvidia,audio-routingnvidia,i2s-controllernvidia,audio-codecassigned-clocksassigned-clock-parentsrtc0rtc1rtc2serial0serial1serial2stdout-pathbrightness-levelsdefault-brightness-levelenable-gpiospower-supplypwmslabellinux,codedebounce-intervalbacklight