(78%`(%(,Elimo Initium92elimo,initiumelimo,impetussochip,s3allwinner,sun8i-v3chosen=Dserial0:115200n8framebuffer-lcd02allwinner,simple-framebuffersimple-framebuffer Pmixer0-lcd0c@ jdisabledcpuscpu@02arm,cortex-a7qcpu}cdisplay-engine#2allwinner,sun8i-v3s-display-engine jdisabledtimer2arm,armv7-timer0   clocks=osc24M_clk 2fixed-clockn6Posc24M osc32k_clk 2fixed-clockP ext-osc32ksoc 2simple-bus=clock@10000002allwinner,sun8i-v3s-de2-clk}c#?busmod"mixer@11000002allwinner,sun8i-v3s-de2-mixer}cbusmodportsport@1}endpointsystem-control@1c00000E2allwinner,sun8i-v3s-system-controlallwinner,sun8i-h3-system-control}=interrupt-controller@1c000d002allwinner,sun8i-v3s-nmiallwinner,sun9i-a80-nmi,}  lcd-controller@1c0c0002allwinner,sun8i-v3s-tcon} Vc!@ ahbtcon-ch0tcon-pixel-clock=lcd jdisabledportsport@0}endpointport@1}mmc@1c0f0002allwinner,sun7i-a20-mmc} c-/.ahbmmcoutputsample=ahb <IdefaultWjokayakummc@1c100002allwinner,sun7i-a20-mmc} c021ahbmmcoutputsample=ahb =IdefaultW  jdisabledmmc@1c110002allwinner,sun7i-a20-mmc} c354ahbmmcoutputsample =ahb > jdisabledcrypto@1c1500062allwinner,sun8i-v3s-cryptoallwinner,sun8i-a33-crypto}P Pc6ahbmod=ahbusb@1c190002allwinner,sun8i-h3-musb}c Gmc usb jokayotgphy@1c194002allwinner,sun8i-v3s-usb-phy},phy_ctrlpmu0c8 usb0_phy =usb0_resetjokay  clock@1c200002allwinner,sun8i-v3-ccu} c  hoscloscrtc@1c204002allwinner,sun8i-v3-rtc}T()cosc32kosc32k-out pinctrl@1c208002allwinner,sun8i-v3-pinctrl}c% apbhosclosc, i2c0-pinsPB6PB7i2c0uart0-pb-pinsPB8PB9uart0uart2-pinsPB0PB1uart2mmc0-pinsPF0PF1PF2PF3PF4PF5mmc0mmc1-pinsPG0PG1PG2PG3PG4PG5mmc1 spi0-pinsPC0PC1PC2PC3spi0uart1-pg-pinsPG6PG7uart1timer@1c20c002allwinner,sun8i-v3s-timer} $c watchdog@1c20ca02allwinner,sun6i-a31-wdt}  c lradc@1c228002allwinner,sun4i-a10-lradc-keys}(  jdisabledserial@1c280002snps,dw-apb-uart}€ &c(1jokayWIdefaultserial@1c284002snps,dw-apb-uart}„ &c)2jokayWIdefaultserial@1c288002snps,dw-apb-uart}ˆ &c*3WIdefault jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c}¬ c&.IdefaultW jdisabledi2c@1c2b0002allwinner,sun6i-a31-i2c}° c'/ jdisabledethernet@1c300002allwinner,sun8i-v3s-emac3} Rmacirq  =stmmacethc stmmaceth:Emiijokaymdio2snps,dwmac-mdiomdio-mux2allwinner,sun8i-h3-mdio-muxNmdio@1!2allwinner,sun8i-h3-mdio-internal}ethernet-phy@12ethernet-phy-ieee802.3-c22}c+'mdio@2}spi@1c680002allwinner,sun8i-h3-spi}ƀ Ac7ahbmodIdefaultW jdisabledcamera@1cb40002allwinner,sun8i-v3s-csi}@0 Tc"C< busmodram jdisabledinterrupt-controller@1c81000 2arm,gic-400 } @ ` ,  ahci-5v2regulator-fixed^ahci-5vmLK@LK@  jdisabledusb0-vbus2regulator-fixed ^usb0-vbusmLK@LK@   jdisabledusb1-vbus2regulator-fixed ^usb1-vbusmLK@LK@  jdisabledusb2-vbus2regulator-fixed ^usb2-vbusmLK@LK@  jdisabledvcc3v02regulator-fixed^vcc3v0m--vcc3v32regulator-fixed^vcc3v3m2Z2Zvcc5v02regulator-fixed^vcc5v0mLK@LK@aliases/soc/serial@1c28000/soc/serial@1c28400 #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregallwinner,pipelinesinterrupts#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleclock-namesresets#reset-cellsremote-endpointinterrupt-controller#interrupt-cellsreset-namespinctrl-namespinctrl-0broken-cdbus-widthvmmc-supplyinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthsysconphy-handlephy-modemdio-parent-busregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioserial0serial1