Ð þí[ç8Ud(ƒU,.,rockchip,px3-evbrockchip,px3rockchip,rk31887Rockchip PX3-EVBaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/mmc@1021c000f/mmc@10214000l/mmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000oscillator ,fixed-clockœn6¬¹xin24mgpu@10090000",rockchip,rk3188-maliarm,mali-400Ì ÐÅÅ ×buscoreãÅóõáx disabledx 5!gpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu31cache-controller@10138000,arm,pl310-cacheÌ€?MY0scu@1013c000,arm,cortex-a9-scuÌÀglobal-timer@1013c200,arm,cortex-a9-global-timerÌ   Ð disabledlocal-timer@1013c600,arm,cortex-a9-twd-timerÌÆ   Ðinterrupt-controller@1013d000,arm,cortex-a9-gicavÌÐÁYserial@10124000&,rockchip,rk3188-uartsnps,dw-apb-uartÌ@ "‡‘×baudclkapb_pclkÐ@Lokayždefault¬serial@10126000&,rockchip,rk3188-uartsnps,dw-apb-uartÌ` #‡‘×baudclkapb_pclkÐAMokayždefault¬qos@1012d000,rockchip,rk3066-qossysconÌÐ Yqos@1012e000,rockchip,rk3066-qossysconÌà Yqos@1012f000,rockchip,rk3066-qossysconÌð Yqos@1012f080,rockchip,rk3066-qossysconÌð€ Yqos@1012f100,rockchip,rk3066-qossysconÌñ Yqos@1012f180,rockchip,rk3066-qossysconÌñ€ Yqos@1012f200,rockchip,rk3066-qossysconÌò qos@1012f280,rockchip,rk3066-qossysconÌò€ Yusb@10180000,rockchip,rk3066-usbsnps,dwc2Ì ÐÃ×otg¶otg¾Ð߀€@@ î óusb2-phyokayusb@101c0000 ,snps,dwc2Ì ÐÉ×otg¶hostî óusb2-phyokayethernet@10204000,rockchip,rk3188-emacÌ @< ýÐÄD ×hclkmacref drmii disabledmmc@10214000,rockchip,rk2928-dw-mshcÌ!@ ÐÀH×biuciu "rx-tx,Q7resetokayždefault¬ COYk|mmc@10218000,rockchip,rk2928-dw-mshcÌ!€ ÐÁI×biuciu "rx-tx,R7reset disabledmmc@1021c000,rockchip,rk2928-dw-mshcÌ!À ÐÂJ×biuciu "rx-tx,S7resetokayOY‡ždefault ¬nand-controller@10500000,rockchip,rk2928-nfcÌP@ ÐÓ×ahb disabledpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfdÌ @Y8reboot-mode,syscon-reboot-mode•@œRBèRBöRBà ÆRBÃpower-controller!,rockchip,rk3188-power-controllerÒYpower-domain@7ÌhÐÃľ¿ÍÎOÊÐÈÑÉÒæpower-domain@6Ì ÐÎÍØ×æpower-domain@8ÌÐÅægrf@20008000,sysconÌ €Ydma-controller@20018000,arm,pl330arm,primecellÌ €@íøÐÀ ×apb_pclkY6dma-controller@2001c000,arm,pl330arm,primecellÌ À@íøÐÀ ×apb_pclk disabledi2c@2002d000,rockchip,rk3188-i2cÌ Ð (ý×i2cÐPokayždefault¬accelerometer@18 ,bosch,bma250Ìi2c@2002f000,rockchip,rk3188-i2cÌ ð )ýÐQ×i2cokayždefault¬œ€pmic@1c,rockchip,rk818Ì *K¬¹xin32krk808-clkout2Yeq}‰•¡­regulatorsDCDC_REG1¹Íß q°÷™pvdd_armY2regulator-state-memDCDC_REG2¹Íß øP÷Ðvdd_gpuregulator-state-mem7OB@DCDC_REG3¹Ívcc_ddrregulator-state-mem7DCDC_REG4¹Íß2Z ÷2Z vcc_ioYregulator-state-mem7O2Z LDO_REG1ß2Z ÷2Z vcc_cifLDO_REG2¹Íß2Z ÷2Z  vcc_jetta33LDO_REG3¹ÍßB@÷B@vdd_10regulator-state-mem7OB@LDO_REG4ßw@÷w@lvds_12LDO_REG5ßw@÷2Z lvds_25LDO_REG6ßB@÷B@cif_18LDO_REG7ßw@÷2Z vcc_sdYregulator-state-mem7O2Z LDO_REG8ßw@÷2Z wl_18SWITCH_REG1lcd_33pwm@20030000,rockchip,rk2928-pwmÌ kÐF disabledždefault¬pwm@20030010,rockchip,rk2928-pwmÌ kÐFokayždefault¬watchdog@2004c000 ,rockchip,rk3188-wdtsnps,dw-wdtÌ ÀÐK 3okaypwm@20050020,rockchip,rk2928-pwmÌ  kÐGokayždefault¬ pwm@20050030,rockchip,rk2928-pwmÌ 0kÐGokayždefault¬!i2c@20056000,rockchip,rk3188-i2cÌ ` *ýÐR×i2c disabledždefault¬"touchscreen@40,silead,gsl1680Ì@# v‚ •¨i2c@2005a000,rockchip,rk3188-i2cÌ   +ýÐS×i2c disabledždefault¬$i2c@2005e000,rockchip,rk3188-i2cÌ à 4ýÐT×i2c disabledždefault¬%serial@20064000&,rockchip,rk3188-uartsnps,dw-apb-uartÌ @ $‡‘×baudclkapb_pclkÐBNokayždefault¬&serial@20068000&,rockchip,rk3188-uartsnps,dw-apb-uartÌ € %‡‘×baudclkapb_pclkÐCOokayždefault¬'saradc@2006c000,rockchip,saradcÌ À »ÐGJ×saradcapb_pclkW 7saradc-apb disabledspi@20070000(,rockchip,rk3188-spirockchip,rk3066-spiÐEH×spiclkapb_pclk &Ì  "txrx disabledždefault¬()*+spi@20074000(,rockchip,rk3188-spirockchip,rk3066-spiÐFI×spiclkapb_pclk 'Ì @ "txrx disabledždefault¬,-./dma-controller@20078000,arm,pl330arm,primecellÌ €@íøÐÁ ×apb_pclkY cpusÍrockchip,rk3066-smpcpu@0Ûcpu,arm,cortex-a9ç0Ìøœ@Ð12cpu@1Ûcpu,arm,cortex-a9ç0Ì12cpu@2Ûcpu,arm,cortex-a9ç0Ì12cpu@3Ûcpu,arm,cortex-a9ç0Ì12opp_table0,operating-points-v2%Y1opp-3120000000˜¾7 YøEœ@opp-5040000000 n7Hopp-6000000000#ÃF7~ðVopp-81600000000£,7à˜opp-10080000000<Ü7g8opp-12000000000G†Œ7Œ0opp-14160000000Tfr7Ðopp-16080000000_Ø"7™pdisplay-subsystem,rockchip,display-subsystemb34sram@10080000 ,mmio-sramÌ€ h€smp-sram@0,rockchip,rk3066-smp-sramÌPvop@1010c000,rockchip,rk3188-vopÌÀ  ÐþÍ×aclk_vopdclk_vophclk_vop1def 7axiahbdclk disabledportY3vop@1010e000,rockchip,rk3188-vopÌà ÐÄ¿Î×aclk_vopdclk_vophclk_vop1ghi 7axiahbdclk disabledportY4timer@2000e000,,rockchip,rk3188-timerrockchip,rk3288-timerÌ à  .ÐEW ×pclktimertimer@200380a0,,rockchip,rk3188-timerrockchip,rk3288-timerÌ €   @ÐBZ ×pclktimeri2s@1011a000(,rockchip,rk3188-i2srockchip,rk3066-i2sÌ    ždefault¬5ÐKÆ×i2s_clki2s_hclk66"txrxoŠ¤ disabledsound@1011e000,,rockchip,rk3188-spdifrockchip,rk3066-spdifÌà ¤ÐNÅ ×mclkhclk6"tx  ždefault¬7 disabledclock-controller@20000000,rockchip,rk3188-cruÌ ý¬µYefuse@20010000,rockchip,rk3188-efuseÌ @Ð[ ×pclk_efusecpu_leakage@17Ìphy0,rockchip,rk3188-usb-phyrockchip,rk3288-usb-phyýokayusb-phy@10cÂÌ ÐQ×phyclk¬Yusb-phy@11cÂÌÐR×phyclk¬Ypinctrl,rockchip,rk3188-pinctrlýÍ8hgpio0@2000a000,rockchip,rk3188-gpio-bank0Ì   6ÐUÚêavYgpio1@2003c000,rockchip,gpio-bankÌ À 7ÐVÚêavY#gpio2@2003e000,rockchip,gpio-bankÌ à 8ÐWÚêavgpio3@20080000,rockchip,gpio-bankÌ  9ÐXÚêavpcfg_pull_upöY:pcfg_pull_downpcfg_pull_noneY9emmcemmc-clk9Yemmc-cmd:Yemmc-rst9Yemacemac-xfer€99999999emac-mdio 99i2c0i2c0-xfer 99Yi2c1i2c1-xfer 99Yi2c2i2c2-xfer 99Y"i2c3i2c3-xfer 99Y$i2c4i2c4-xfer 99Y%lcdc1lcdc1-dclk9lcdc1-den9lcdc1-hsync9lcdc1-vsync9ldcd1-rgb24€999999999 9 9 9 9 99999999999pwm0pwm0-out9Ypwm1pwm1-out9Ypwm2pwm2-out9Y pwm3pwm3-out9Y!spi0spi0-clk:Y(spi0-cs0:Y+spi0-tx:Y)spi0-rx:Y*spi0-cs1:spi1spi1-clk:Y,spi1-cs0:Y/spi1-rx:Y.spi1-tx:Y-spi1-cs1:uart0uart0-xfer :9Yuart0-cts9uart0-rts9uart1uart1-xfer :9Yuart1-cts9uart1-rts9uart2uart2-xfer : 9Y&uart3uart3-xfer  : 9Y'uart3-cts 9uart3-rts 9sd0sd0-clk9Y sd0-cmd9Y sd0-cd9Y sd0-wp 9sd0-pwr9sd0-bus-width19sd0-bus-width4@9999Y sd1sd1-clk9sd1-cmd9sd1-cd9sd1-wp9sd1-bus-width19sd1-bus-width4@9999i2s0i2s0-bus`999999Y5spdifspdif-tx9Y7pcfg-output-low-usbhost-vbus-drv9otg-vbus-drv9chosen8serial2:115200n8memory@60000000Ì`€Ûmemorygpio-keys ,gpio-keysDpower |OtZGPIO Key Power`Kqdvsys-regulator,regulator-fixedvsysßLK@÷LK@ÍY #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1clock-frequency#clock-cellsclock-output-namesregclocksclock-namesassigned-clocksassigned-clock-ratesresetsstatusinterruptsinterrupt-namespower-domainscache-unifiedcache-levelphandleinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfmax-speedphy-modedmasdma-namesfifo-depthreset-namesvmmc-supplybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpnon-removableoffsetmode-normalmode-recoverymode-bootloadermode-loader#power-domain-cellspm_qos#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellspower-gpiostouchscreen-size-xtouchscreen-size-ysilead,max-fingers#io-channel-cellsenable-methoddevice_typenext-level-cacheclock-latencyoperating-points-v2cpu-supplyopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendportsrangesrockchip,playback-channelsrockchip,capture-channels#sound-dai-cells#reset-cells#phy-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disablerockchip,pinsoutput-lowstdout-pathautorepeatlinux,codelabellinux,input-typedebounce-interval