� ��.�8+(�*�"amd,seattle-overdriveamd,seattle +37AMD Seattle (Rev.B0) Development Board (Overdrive)interrupt-controller@e1101000arm,gic-400arm,cortex-a15-gic=R+@c��� � �  g r�yv2m@e0080000arm,gic-v2m-frame�cytimerarm,armv8-timer0g �� � �smb simple-bus+r�clk100mhz_0 fixed-clock�����adl3clk_100mhzclk375mhz fixed-clock��Z ��ccpclk_375mhzclk333mhz fixed-clock���-@�sataclk_333mhzyclk500mhz_0 fixed-clock���e�pcieclk_500mhzclk500mhz_1 fixed-clock���e�dmaclk_500mhzclk250mhz_4 fixed-clock��沀�miscclk_250mhzyclk100mhz_1 fixed-clock�����uartspiclk_100mhzysata@e0300000snps,dwc-ahcic�0 gc� ��sata@e0d00000 �disabledsnps,dwc-ahcic�� gb���iommu@e0200000 arm,mmu-401c� �gLL�yiommu@e0c00000 arm,mmu-401c���gKK�yi2c@e1000000�oksnps,designware-i2cc� ge�i2c@e0050000�oksnps,designware-i2cc� gT�serial@e1010000arm,pl011arm,primecellc� gH� uartclkapb_pclkspi@e1020000�okarm,pl022arm,primecellc� gJ�  apb_pclkspi@e1030000�okarm,pl022arm,primecellc� gI�  apb_pclk(+sdcard@0 mmc-spi-slotc/1-A � HP`p�gpio@e1040000 �disabledarm,pl061arm,primecell�c�� gg=R�  apb_pclkgpio@e1050000�okarm,pl061arm,primecell�c��=R gf�  apb_pclkgpio@e0020000 �disabledarm,pl061arm,primecell�c��=R gn�  apb_pclkgpio@e0030000 �disabledarm,pl061arm,primecell�c��=R gm�  apb_pclkgpio@e0080000�okarm,pl061arm,primecell�c��=R gi�  apb_pclkccp@e0100000�okamd,ccp-seattle-v1ac� g� �@B�pcie@f0000000pci-host-ecam-generic+R�pci��c���� !"#$%&'()*+��CTr��@@��okiommu@e0a00000 arm,mmu-401c��gMM�yccn@e8000000 arm,ccn-504c� g|kcs@e0010000 �disabled ipmi-kcs�ipmic� g� )clk250mhz_0 fixed-clock��沀�xgmacclk0_dma_250mhzy clk250mhz_1 fixed-clock��沀�xgmacclk0_ptp_250mhzy clk250mhz_2 fixed-clock��沀�xgmacclk1_dma_250mhzy clk250mhz_3 fixed-clock��沀�xgmacclk1_ptp_250mhzy xgmac@e0700000amd,xgbe-seattle-v1aPc�p�x�$�%`�%�HgEZ[\]C5O ] m �  � � ��������  dma_clkptp_clk�xgmii � �xgmac@e0900000amd,xgbe-seattle-v1aPc�����$ �%�`�%�HgDUVWXB5O ] m �  � � ��������  dma_clkptp_clk�xgmii ��iommu@e0600000 arm,mmu-401c�`�gPP�y iommu@e0800000 arm,mmu-401c���gOO�ycpus+cpu-mapcluster0core0�core1�cluster1core0�core1�cluster2core0�core1�cluster3core0�core1�cpu@0�cpuarm,cortex-a57c�psci�@ -�:@LYycpu@1�cpuarm,cortex-a57c�psci�@ -�:@LYycpu@100�cpuarm,cortex-a57c�psci�@ -�:@LYycpu@101�cpuarm,cortex-a57c�psci�@ -�:@LYycpu@200�cpuarm,cortex-a57c�psci�@ -�:@LYycpu@201�cpuarm,cortex-a57c�psci�@ -�:@LYycpu@300�cpuarm,cortex-a57c�psci�@ -�:@LYycpu@301�cpuarm,cortex-a57c�psci�@ -�:@LYyl2-cache0@"bpyl2-cache1@"bpyl2-cache2@"bpyl2-cache3@"bpyl3-cache��@" bypmuarm,cortex-a57-pmu`g      �chosen�/smb/serial@e1010000psci arm,psci-0.2�smc compatibleinterrupt-parent#address-cells#size-cellsmodelinterrupt-controller#interrupt-cellsreginterruptsrangesphandlemsi-controllerdma-ranges#clock-cellsclock-frequencyclock-output-namesclocksiommusdma-coherentstatus#global-interrupts#iommu-cellsclock-namesspi-controllernum-csspi-max-frequencyvoltage-rangespl022,hierarchypl022,interfacepl022,com-modepl022,rx-level-trigpl022,tx-level-trig#gpio-cellsgpio-controlleramd,zlib-supportdevice_typebus-rangemsi-parentinterrupt-map-maskinterrupt-mapiommu-mapreg-sizereg-spacingamd,per-channel-interruptamd,speed-setamd,serdes-blwcamd,serdes-cdr-rateamd,serdes-pq-skewamd,serdes-tx-ampamd,serdes-dfe-tap-configamd,serdes-dfe-tap-enablemac-addressphy-modecpuenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsl2-cachecache-unifiednext-level-cachecache-levelinterrupt-affinitystdout-path