� ��a�8[�(M[l%mediatek,mt7622-rfb1mediatek,mt7622 +7MediaTek MT7622 RFB1 boardopp-tableoperating-points-v2=Hopp-300000000P�ÀW~�opp-437500000P�`WB@opp-600000000P#�FW�opp-812500000P0m� W��opp-1025000000P=B@W�0opp-1137500000PC��`WO�opp-1262500000PK@8�W�opp-1350000000PPw]�W�0cpus+cpu@0ecpuarm,cortex-a53qu |cpuintermediate���psci�M|m����H cpu@1ecpuarm,cortex-a53qu |cpuintermediate���psci�M|m����H l2-cachecacheHdummy40m fixed-clock�bZHoscillator fixed-clock�}x@clkxtalH psci arm,psci-0.2�smcpmuarm,cortex-a53-pmu/ : reserved-memory+Msecmon@43000000qCTthermal-zonescpu-thermal[�q� tripscpu-passive�����lpassiveH cpu-active����lactiveH cpu-hot�S���lhotHcpu-crit����� lcriticalcooling-mapsmap0� � �������� ��������map1� � �������� ��������map2�� �������� ��������timerarm,armv8-timer 0/   infracfg@10000000 mediatek,mt7622-infracfgsysconq�Hpwrap@10001000mediatek,mt7622-pwrapqP�pwrap u |spiwrap��pwrap /��okay�default�regulatorsmediatek,mt6380-regulatorbuck-vcore1vcore1 '�*DVBjWkHbuck-vcorevcore '�*DVBjWkbuck-vrfvrfO�*XBWkldo-vmvm�*\�BWkHldo-vava!��*2Z�BWkldo-vphyvphyw@*w@BWkldo-vddrvddr��*�BWkldo-vtvt!��*2Z�BWkpericfg@10002000mediatek,mt7622-pericfgsysconq �Hpower-controller@10006000mediatek,mt7622-scpsyssyscon}q`0/�����uM|hif_selHcir@10009000mediatek,mt7622-cirq� /�u8|clkbus�okay�default�interrupt-controller@10200620.mediatek,mt7622-sysirqmediatek,mt6577-sysirq�� q  Hefuse@10206000%mediatek,mt7622-efusemediatek,efuseq `+calib@198q� Hapmixedsys@10209000"mediatek,mt7622-apmixedsyssysconq �Htopckgen@10210000 mediatek,mt7622-topckgensysconq!Hrng@1020f000(mediatek,mt7622-rngmediatek,mt7623-rngq �u|rngpinctrl@10211000mediatek,mt7622-pinctrl q!P �baseeint���g� /� �Hemmc-pins-defaultH&mux�emmcemmc_rst�emmcconf-cmd-dat,�NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRB� conf-clk�NCLEemmc-pins-uhsH'mux�emmc�emmcconf-cmd-dat,�NDL0NDL1NDL2NDL3NDL4NDL5NDL6NDL7NRB�& conf-clk�NCLE&eth-pinsH=mux�eth�mdc_mdiorgmii_via_gmac2i2c1-pinsHmux�i2c�i2c1_0i2c2-pinsHmux�i2c�i2c2_0i2s1-pinsmux�i2s0�i2s_out_mclk_bclk_wsi2s1_in_datai2s1_out_dataconf*�I2S1_INI2S1_OUTI2S_BCLKI2S_WSI2S_MCLK& irrx-pinsHmux�ir�ir_1_rxirtx-pinsmux�ir�ir_1_txparallel-nand-pinsH"mux�flash �par_nandpcie0-pinsH4mux�pcie-�pcie0_pad_perstpcie0_1_wakenpcie0_1_clkreqpcie1-pinsmux�pcie-�pcie1_pad_perstpcie1_0_wakenpcie1_0_clkreqpmic-bus-pinsHmux�pmic �pmic_buspwm1-2-pinsHmux�pwm �pwm_ch7_2wled-pinsmux�led�wledsd0-pins-defaultH*mux�sd�sd_0conf-cmd-data*�I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUT�& conf-clk �I2S3_OUT& conf-cd�TXD3 sd0-pins-uhsH+mux�sd�sd_0conf-cmd-data*�I2S2_OUTI2S4_INI2S3_INI2S2_INI2S4_OUT� conf-clk �I2S3_OUTserial-nand-pinsmux�flash�snfispic0-pinsHmux�spi�spic0_0spic1-pinsH$mux�spi�spic1_0spi-nor-pinsH#mux�flash�spi_noruart0-pinsHmux�uart�uart0_0_tx_rxuart2-pinsHmux�uart�uart2_1_tx_rxwatchdog-pinsHmux �watchdog �watchdogwmac-pinsH,mux�antsel��antsel0antsel1antsel2antsel3antsel4antsel5antsel6antsel7antsel8antsel9antsel12antsel13antsel14antsel15antsel16antsel17watchdog@10212000(mediatek,mt7622-wdtmediatek,mt6589-wdtq! �default��okayrtc@10212800%mediatek,mt7622-rtcmediatek,soc-rtcq!( /�u|rtcinterrupt-controller@10300000 arm,gic-400�� @q124 6 Hcci@10390000 arm,cci-400+q9M9slave-if@1000arm,cci-400-ctrl-if 5ace-liteqslave-if@4000arm,cci-400-ctrl-if5aceq@slave-if@5000arm,cci-400-ctrl-ifsyscon5aceqPHpmu@9000arm,cci-400-pmu,r1q�P</:;<=>adc@11001000mediatek,mt7622-auxadcqu|mainDHserial@11002000*mediatek,mt7622-uartmediatek,mt6577-uartq  /[u@  |baudbus�okay�default�serial@11003000*mediatek,mt7622-uartmediatek,mt6577-uartq0 /\u@ |baudbus �disabledserial@11004000*mediatek,mt7622-uartmediatek,mt6577-uartq@ /]u@ |baudbus�okay�default�serial@11005000*mediatek,mt7622-uartmediatek,mt6577-uartqP /^u@ |baudbus �disabledpwm@11006000mediatek,mt7622-pwmq`V /M@u< '|topmainpwm1pwm2pwm3pwm4pwm5pwm6�okay�default�i2c@11007000mediatek,mt7622-i2c qp�� /Tau  |maindma+ �disabledi2c@11008000mediatek,mt7622-i2c q���� /Uau  |maindma+�okay�default�i2c@11009000mediatek,mt7622-i2c q��� /Vau  |maindma+�okay�default�spi@1100a000mediatek,mt7622-spiq� /vuA|parent-clksel-clkspi-clk+�okay�default�thermal@1100b000kmediatek,mt7622-thermalq� /Nu |thermauxadc��therm����calibration-dataH serial@1100c000'mediatek,mt7622-btifmediatek,mtk-btifq� /Zu|main���okaybluetoothmediatek,mt7622-bluetooth�u |refnfi@1100d000mediatek,mt7622-nfcq� /`u|nfi_clkpad_clk�!+ �disabled�default�"spi@1100d000mediatek,mt7622-snandq� /`u|nfi_clkpad_clk�!+ �disabledecc@1100e000mediatek,mt7622-eccq� /_u |nfiecc_clk �disabledH!spi@11014000(mediatek,mt7622-normediatek,mt8173-norq@�u?|spisf+ �disabled�default�#flash@0jedec,spi-norqspi@11016000mediatek,mt7622-spiq` /zuB|parent-clksel-clkspi-clk+�okay�default�$serial@11019000*mediatek,mt7622-uartmediatek,mt6577-uartq� /Yu@ |baudbus �disabledclock-controller@11220000mediatek,mt7622-audsyssysconq" H%audio-controllermediatek,mt7622-audio/�� afeasysuPQklYZ[\_`abghij%% % % %%%%%%%'%(%%.%%�|infra_sys_audio_clktop_audio_mux1_seltop_audio_mux2_seltop_audio_a1sys_hptop_audio_a2sys_hpi2s0_src_seli2s1_src_seli2s2_src_seli2s3_src_seli2s0_src_divi2s1_src_divi2s2_src_divi2s3_src_divi2s0_mclk_eni2s1_mclk_eni2s2_mclk_eni2s3_mclk_eni2so0_hop_cki2so1_hop_cki2so2_hop_cki2so3_hop_cki2si0_hop_cki2si1_hop_cki2si2_hop_cki2si3_hop_ckasrc0_out_ckasrc1_out_ckasrc2_out_ckasrc3_out_ckaudio_afe_pdaudio_afe_conn_pdaudio_a1sys_pdaudio_a2sys_pd FGcd"129��mmc@11230000mediatek,mt7622-mmcq# /Ou C |sourcehclk��hrst�okay�defaultstate_uhs�&N'Xb���p��(�)D".�mmc@11240000mediatek,mt7622-mmcq$ /Pu 8 |sourcehclk��hrst�okay�defaultstate_uhs�*N+Xb����� �Q�(�(E".wmac@18000000mediatek,mt7622-wmacq /���okay��default�,ssusbsys@1a000000 mediatek,mt7622-ssusbsyssysconq�H-usb@1a0c0000'mediatek,mt7622-xhcimediatek,mtk-xhci q  G �macippc /�� u----|sys_ckref_ckmcu_ckdma_ck�./0�okay�(�1t-phy@1a0c4000.mediatek,mt7622-tphymediatek,generic-tphy-v1q @+M�okayusb-phy@1a0c4800q H u-|refH.usb-phy@1a0c4900q I u |refH/usb-phy@1a0c5000q P u-|refH0pciesys@1a100800mediatek,mt7622-pciesyssysconq�H2pciecfg@1a140000 mediatek,generic-pciecfgsysconqpcie@1a143000mediatek,mt7622-pcieepciq0�port0+ /� pcie_irq0u2 222 22 2|sys_ck0ahb_ck0aux_ck0axi_ck0obff_ck0pipe_ck0�&�M� �okay�0`C3333�default�4interrupt-controller��H3pcie@1a145000mediatek,mt7622-pcieepciqP�port1+ /� pcie_irq0u2222222|sys_ck1ahb_ck1aux_ck1axi_ck1obff_ck1pipe_ck1�&�M�(( �disabled�0`C5555interrupt-controller��H5sata@1a200000'mediatek,mt7622-ahcimediatek,mtk-ahciq  /�hostc(u2 2 222|ahbaxiasicrbcpm�6 Qsata-phy[��22 2  �axiswregm2�okayt-phy@1a243000.mediatek,mt7622-tphymediatek,generic-tphy-v1+M�okaysata-phy@1a243000q$0u7|ref H6syscon@1af00000mediatek,mt7622-hifsyssysconq�pH<syscon@1b000000mediatek,mt7622-ethsyssysconq�H7dma-controller@1b007000mediatek,mt7622-hsdmaqp /�u7|hsdma��pcie-mirror@10000400#mediatek,mt7622-pcie-mirrorsysconqH;wed@1020a000mediatek,mt7622-wedsysconq � /�H9wed@1020b000mediatek,mt7622-wedsysconq � /�H:ethernet@1b100000/mediatek,mt7622-ethmediatek,mt2701-ethsysconq$/���Xu;77778888/\|ethifeswgp0gp1gp2sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii_cketh2pll��7�8��9:�;�<�+�okay�default�=mac@0mediatek,eth-macq v2500base-xH>fixed-link| ��mdio-bus+switch@0mediatek,mt7531q  6ports+port@0qlan0port@1qlan1port@2qlan2port@3qlan3port@4qwanport@6qcpu> v2500base-xfixed-link| ��sgmiisys@1b128000 mediatek,mt7622-sgmiisyssysconq�0H8aliases%/serial@11002000chosen-serial0:115200n809earlycon=uart8250,mmio32,0x11002000 swiotlb=512gpio-keys gpio-keyskey-factoryfactoryB �key-wpswpsB �fmemoryq@ regulator-1p8vregulator-fixed fixed-1.8Vw@*w@WH)regulator-3p3vregulator-fixed fixed-3.3V2Z�*2Z�kWH(regulator-5vregulator-fixed fixed-5VLK@*LK@kWH1 compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltdevice_typeregclocksclock-namesoperating-points-v2#cooling-cellsenable-methodclock-frequencycci-control-portnext-level-cacheproc-supplysram-supplycache-level#clock-cellsclock-output-namesinterruptsinterrupt-affinityrangesno-mappolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-device#reset-cellsreg-namesresetsreset-namesstatuspinctrl-namespinctrl-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-on#power-domain-cellsinfracfginterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsinput-enablebias-pull-upbias-pull-downdrive-strengthinterface-type#io-channel-cells#pwm-cellsclock-div#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesreg-shiftreg-io-widthpower-domainsecc-enginenand-ecc-engineinterrupt-namesassigned-clocksassigned-clock-parentsassigned-clock-ratespinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedr_smplcd-gpiosmediatek,infracfgphysvusb33-supplyvbus-supply#phy-cellslinux,pci-domainbus-rangeinterrupt-map-maskinterrupt-mapphy-namesports-implementedmediatek,phy-mode#dma-cellsdma-requestsmediatek,ethsysmediatek,sgmiisysmediatek,wedmediatek,pcie-mirrormediatek,hifsysdma-coherentfull-duplexpausereset-gpioslabelethernetserial0stdout-pathbootargslinux,code