� ���8��( A�0firefly,roc-rk3399-pc-mezzaninerockchip,rk3399 +&7Firefly ROC-RK3399-PC Mezzanine Boardaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/mmc@fe320000�/mmc@fe330000�/mmc@fe310000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci�����d  4 ?cpu@1�cpuarm,cortex-a53��psci�����d  4 ?cpu@2�cpuarm,cortex-a53��psci�����d  4 ?cpu@3�cpuarm,cortex-a53��psci�����d  4 ?cpu@100�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�cpu@101�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�idle-statescpscicpu-sleeparm,idle-statep��xS���? cluster-sleeparm,idle-statep���S���? display-subsystemrockchip,display-subsystem�memory-controllerrockchip,rk3399-dmc�����dmc_clk �disabledpmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci arm,psci-1.0�smctimerarm,armv8-timer@�   �xin24m fixed-clockn6!xin24m4?�pcie@f8000000rockchip,rk3399-pcie ���Aaxi-baseapb-base�pci+K\h ���G��aclkaclk-perfhclkpm0�123rsyslegacyclient�`��� �,�pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ɂ��������8��������(�coremgmtmgmt-stickypipepmpclkaclk�okay ���default.interrupt-controller>K?ethernet@fe300000rockchip,rk3399-gmac��0� rmacirq8�ighfj�fM�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macS�� �stmmacethan�okayy���input� �rgmii�default! �"� �'�P�(mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��1@�@�р ��M���biuciuciu-driveciu-sampleS�y�reset�okay'1BOe#p�default $%&~�'�(mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��2@�A�рy�� �� ��L���biuciuciu-driveciu-sampleS�z�reset�okay'1 �)��default *+,~�-�.mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1��3� �yN� ���N��clk_xinclk_ahb!emmc_cardclock4�/ �phy_arasanS��okay'p?�usb@fe380000 generic-ehci��8����0�1�usb�okayusb@fe3a0000 generic-ohci��:����0�1�usb�okayusb@fe3c0000 generic-ehci��<����2�3�usb�okayusb@fe3e0000 generic-ohci��>� ���2�3�usb�okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell��C�M �apb_pclk�debug@fe432000&arm,coresight-cpu-debugarm,primecell��C �M �apb_pclk�debug@fe434000&arm,coresight-cpu-debugarm,primecell��C@�M �apb_pclk�debug@fe436000&arm,coresight-cpu-debugarm,primecell��C`�M �apb_pclk�debug@fe610000&arm,coresight-cpu-debugarm,primecell��a�L �apb_pclk�debug@fe710000&arm,coresight-cpu-debugarm,primecell��q�L �apb_pclk�usb@fe800000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% �usb3-otg�okayusb@fe800000 snps,dwc3����i�����refbus_earlysuspend�otg�45�usb2-phyusb3-phy �utmi_wide?XyS�okayusb@fe900000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& �usb3-otg�okayusb@fe900000 snps,dwc3����n�����refbus_earlysuspend�host�67�usb2-phyusb3-phy �utmi_wide?XyS�okaydp@fec00000rockchip,rk3399-cdn-dp���� yr���� �� �ru�o�core-clkpclkspdifgrf�89S �HJ��spdifdptxapbcorea� �disabledportsport+endpoint@0��:?�endpoint@1��;?�interrupt-controller@fee00000 arm,gic-v3K+�>P����� ������� ?interrupt-controller@fee20000arm,gic-v3-its�����?ppi-partitionsinterrupt-partition-0�?interrupt-partition-1�?saradc@ff100000rockchip,rk3399-saradc���>��Pe�saradcapb_pclk�� �saradc-apb�okay�<?�i2c@ff110000rockchip,rk3399-i2c��yA� ���AU �i2cpclk�;�default=+�okay�,i2c@ff120000rockchip,rk3399-i2c��yB� ���BV �i2cpclk�#�default>+ �disabledi2c@ff130000rockchip,rk3399-i2c��yC� ���CW �i2cpclk�"�default?+�okay��?�i2c@ff140000rockchip,rk3399-i2c��yD� ���DX �i2cpclk�&�default@+ �disabledi2c@ff150000rockchip,rk3399-i2c��yE� ���EY �i2cpclk�%�defaultA+ �disabledi2c@ff160000rockchip,rk3399-i2c��yF� ���FZ �i2cpclk�$�defaultB+�okay�Xusb-typec@22 fcs,fusb302�" C��defaultD,E�okayregulator@66 mps,mp8859�fmp8859_dcdc8dc_12vG�_�w��Eregulator-state-mem���serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart���Q`�baudclkapb_pclk�c���default FGH�okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart���Ra�baudclkapb_pclk�b���defaultI �disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart���Sb�baudclkapb_pclk�d���defaultJ�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart���Tc�baudclkapb_pclk�e���defaultK �disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi���G[�spiclkapb_pclk�D�L L �txrx�defaultMNOP+ �disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi���H\�spiclkapb_pclk�5�L L �txrx�defaultQRST+�okayflash@0jedec,spi-nor����spi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi���I]�spiclkapb_pclk�4�LL�txrx�defaultUVWX+ �disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi���J^�spiclkapb_pclk�C�LL�txrx�defaultYZ[\+ �disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� �K_�spiclkapb_pclk���]] �txrx�default^_`aS+ �disabledthermal-zonescpu-thermald*�8btripscpu_alert0HpT��passive?ccpu_alert1H$�T��passive?dcpu_critHsT� �criticalcooling-mapsmap0_cd����������������map1_dHd������������������������������������������������gpu-thermald*�8btripsgpu_alert0H$�T��passive?egpu_critHsT� �criticalcooling-mapsmap0_e df��������tsadc@ff260000rockchip,rk3399-tsadc��&�ayO� q��Od�tsadcapb_pclk�� �tsadc-apbass�initdefaultsleepg�h�g��okay��?bqos@ffa58000rockchip,rk3399-qossyscon���� ?pqos@ffa5c000rockchip,rk3399-qossyscon���� ?qqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� ?tqos@ffa70080rockchip,rk3399-qossyscon���� ?uqos@ffa74000rockchip,rk3399-qossyscon���@ ?rqos@ffa76000rockchip,rk3399-qossyscon���` ?sqos@ffa90000rockchip,rk3399-qossyscon��� ?vqos@ffa98000rockchip,rk3399-qossyscon���� ?iqos@ffaa0000rockchip,rk3399-qossyscon��� ?wqos@ffaa0080rockchip,rk3399-qossyscon���� ?xqos@ffaa8000rockchip,rk3399-qossyscon���� ?yqos@ffaa8080rockchip,rk3399-qossyscon����� ?zqos@ffab0000rockchip,rk3399-qossyscon��� ?jqos@ffab0080rockchip,rk3399-qossyscon���� ?kqos@ffab8000rockchip,rk3399-qossyscon���� ?lqos@ffac0000rockchip,rk3399-qossyscon��� ?mqos@ffac0080rockchip,rk3399-qossyscon���� ?nqos@ffac8000rockchip,rk3399-qossyscon���� ?{qos@ffac8080rockchip,rk3399-qossyscon����� ?|qos@ffad0000rockchip,rk3399-qossyscon��� ?}qos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� ?opower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controller�+?power-domain@34�"����i�power-domain@33�!����jk�power-domain@31�����l�power-domain@32� ����mn�power-domain@35�#���o�power-domain@25��l�power-domain@23����p�power-domain@22���f�q�power-domain@27���L�r�power-domain@28����s�power-domain@8��~}�power-domain@9� ���power-domain@24����tu�power-domain@15��+power-domain@21����r�v�power-domain@19�����wx�power-domain@20�����yz�power-domain@16��+power-domain@17�����{|�power-domain@18�����}�syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2?io-domains&rockchip,rk3399-pmu-io-voltage-domain�okay~spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5��spiclkapb_pclk�<�default����+ �disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7�"�baudclkapb_pclk�f���default� �disabledi2c@ff3c0000rockchip,rk3399-i2c��<y � ���  �i2cpclk�9�default�+�okay���pmic@1brockchip,rk808� C�4!xin32krk808-clkout2�default�1?�K�W�c�o�{������������~?�regulatorsDCDC_REG1 8vdd_centerw�G q�_�p�qregulator-state-mem�DCDC_REG2 8vdd_cpu_lw�G q�_�p�q? regulator-state-mem�DCDC_REG38vcc_ddrw�regulator-state-mem�DCDC_REG48vcc_1v8w�Gw@_w@?(regulator-state-mem��w@LDO_REG18vcca1v8_codecw�Gw@_w@?�regulator-state-mem�LDO_REG2 8vcca1v8_hdmiw�Gw@_w@?�regulator-state-mem�LDO_REG3 8vcc1v8_pmuw�Gw@_w@?regulator-state-mem��w@LDO_REG4 8vcc_sdiow�Gw@_-��?.regulator-state-mem��-��LDO_REG58vcca3v0_codecw�G-��_-��regulator-state-mem�LDO_REG68vcc_1v5w�G�`_�`regulator-state-mem���`LDO_REG7 8vcca0v9_hdmiw�G ��_ ��?�regulator-state-mem�LDO_REG88vcc_3v0w�G-��_-��?~regulator-state-mem��-��SWITCH_REG1 8vcc3v3_s3w�? regulator-state-mem�SWITCH_REG2 8vcc3v3_s0w�regulator-state-mem�regulator@40silergy,syr827�@ �default� 8vdd_cpu_bG �4_�`��w���?regulator-state-mem�regulator@41silergy,syr828�A �default�8vdd_gpuG �4_�`��w���?�regulator-state-mem�i2c@ff3d0000rockchip,rk3399-i2c��=y � ���  �i2cpclk�8�default�+�okay�Xusb-typec@22 fcs,fusb302�" C��default�,��okayi2c@ff3e0000rockchip,rk3399-i2c��>y � ���  �i2cpclk�:�default�+ �disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �default���okay?�pwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �default�� �disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B  �default���okay?�pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0 �default�� �disableddfi@ff630000��c@rockchip,rk3399-dfi����y �pclk_ddr_mon �disabled?video-codec@ff650000rockchip,rk3399-vpu��e �rq rvepuvdpu��� �aclkhclk )�Siommu@ff650800rockchip,iommu��e@�s��� �aclkiface 0S?�video-codec@ff660000rockchip,rk3399-vdec��f�t ������axiahbcabaccore )�S iommu@ff660480rockchip,iommu ��f�@�f�@�u��� �aclkifaceS  0?�iommu@ff670800rockchip,iommu��g@�*��� �aclkiface 0 �disabledrga@ff680000rockchip,rk3399-rga��h�7���m�aclkhclksclk�jgi �coreaxiahbS!efuse@ff690000rockchip,rk3399-efuse��i�+�} �pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ � = H�� �apb_pclk?]dma-controller@ff6e0000arm,pl330arm,primecell��n@ � = H�� �apb_pclk?Lclock-controller@ff750000rockchip,rk3399-pmucru��u���xin24ma4 _y�(J�?clock-controller@ff760000rockchip,rk3399-cru��v���xin24ma4 _�y��@��B��C��x�D�#g��/�;���рxh�<4`�������#�F�����ׄׄ �� ��ׄ?syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+?io-domains"rockchip,rk3399-io-voltage-domain�okay l� y~ �~ �.mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0�w�o�dphy-refdphy-cfggrfS � �disabled?�usb2phy@e450rockchip,rk3399-usb2phy��P�{�phyclk4!clk_usbphy0_480m�okay?0host-port �� rlinestate�okay��?1otg-port �0�ghjrotg-bvalidotg-idlinestate�okay�E?4usb2phy@e460rockchip,rk3399-usb2phy��`�|�phyclk4!clk_usbphy1_480m�okay?2host-port �� rlinestate�okay��?3otg-port �0�lmorotg-bvalidotg-idlinestate�okay��?6phy@f780rockchip,rk3399-emmc-phy���$���emmcclk �2 ��okay?/pcie-phyrockchip,rk3399-pcie-phy���refclk ����phy�okay?phy@ff7c0000rockchip,rk3399-typec-phy��|�~}�tcpdcoretcpdphy-refy~����S���L�uphyuphy-pipeuphy-tcphya�okaydp-port �?8usb3-port �?5phy@ff800000rockchip,rk3399-typec-phy������tcpdcoretcpdphy-refy�����S ���M�uphyuphy-pipeuphy-tcphya�okaydp-port �?9usb3-port �?7watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt�����|�xrktimer@ff850000rockchip,rk3399-timer����Q�hZ �pclktimerspdif@ff870000rockchip,rk3399-spdif����B�]�tx �mclkhclk�U��default�S� �disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s���a�'�]]�txrx�i2s_clki2s_hclk�V��bclk_onbclk_off���S��okay � �i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����(�]]�txrx�i2s_clki2s_hclk�W��default�S��okay � �i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����)�]]�txrx�i2s_clki2s_hclk�X�S��okay?�vop@ff8f0000rockchip,rk3399-vop-lit ��� �� �wy���ׄ�������aclk_vopdclk_vophclk_vop )�S� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?;iommu@ff8f3f00rockchip,iommu���?�w��� �aclkifaceS 0�okay?�vop@ff900000rockchip,rk3399-vop-big ��� �� �vy���ׄ�������aclk_vopdclk_vophclk_vop )�S� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?:iommu@ff903f00rockchip,iommu���?�v��� �aclkifaceS 0�okay?�isp0@ff910000rockchip,rk3399-cif-isp���@�+�n���ispaclkhclk )����dphyS �disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+��� �aclkiface 0S �?�isp1@ff920000rockchip,rk3399-cif-isp���@�,�o���ispaclkhclk )����dphyS �disabledports+port@0�+iommu@ff924000rockchip,iommu ���@��P�,��� �aclkiface 0S �?�hdmi-soundsimple-audio-card i2s + Ehdmi-sound�okaysimple-audio-card,cpu \�simple-audio-card,codec \�hdmi@ff940000rockchip,rk3399-dw-hdmi����(�tqpo�iahbisfrcecgrfrefS�a��okay f� v� ���default�?�portsport+endpoint@0���?�endpoint@1���?�mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- ��p�o�refpclkphy_cfggrfS���apba+ �disabledports+port@0�+endpoint@0���?�endpoint@1���?�mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. ��q�o�refpclkphy_cfggrfS���apba+ � �disabled?�ports+port@0�+endpoint@0���?�endpoint@1���?�edp@ff970000rockchip,rk3399-edp����� �jlo �dppclkgrf�default�S��dpa �disabledports+port@0�+endpoint@0���?�endpoint@1���?�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0� rjobmmugpu���S#�okay � ��?fpinctrlrockchip,rk3399-pinctrla�+�gpio@ff720000rockchip,gpio-bank��r�� � �>K?)gpio@ff730000rockchip,gpio-bank��s�� � �>K?Cgpio@ff780000rockchip,gpio-bank��x�P� � �>K?�gpio@ff788000rockchip,gpio-bank��x��Q� � �>K?"gpio@ff790000rockchip,gpio-bank��y�R� � �>K?pcfg-pull-up �?�pcfg-pull-down �?�pcfg-pull-none �?�pcfg-pull-none-12ma � � ?�pcfg-pull-none-13ma � � ?�pcfg-pull-none-18ma � �pcfg-pull-none-20ma � �pcfg-pull-up-2ma � �pcfg-pull-up-8ma � �pcfg-pull-up-18ma � �pcfg-pull-up-20ma � �pcfg-pull-down-4ma � �pcfg-pull-down-8ma � �pcfg-pull-down-12ma � � pcfg-pull-down-18ma � �pcfg-pull-down-20ma � �pcfg-output-high �?�pcfg-output-low �pcfg-input-enable pcfg-input-pull-up  �pcfg-input-pull-down  �clockclk-32k �cifcif-clkin  �cif-clkouta  �edpedp-hpd �?�gmacrgmii-pins� �� � � � ����������?!rmii-pins�  � � � � ������i2c0i2c0-xfer ��?�i2c1i2c1-xfer ��?=i2c2i2c2-xfer ��?>i2c3i2c3-xfer ��??i2c4i2c4-xfer  � �?�i2c5i2c5-xfer  � �?@i2c6i2c6-xfer  � �?Ai2c7i2c7-xfer ��?Bi2c8i2c8-xfer ��?�i2s0i2s0-2ch-bus` ������i2s0-8ch-bus� ���������?�i2s0-8ch-bus-bclk-off� ���������?�i2s1i2s1-2ch-busP �����?�i2s1-2ch-bus-bclk-offP �����sdio0sdio0-bus1 �sdio0-bus4@ ����?$sdio0-cmd �?%sdio0-clk �?&sdio0-cd �sdio0-pwr �sdio0-bkpwr �sdio0-wp �sdio0-int �sdmmcsdmmc-bus1 �sdmmc-bus4@ � � � �?,sdmmc-clk  �?*sdmmc-cmd  �?+sdmmc-cd �sdmmc-wp �vcc3v0-sd-en �?�suspendap-pwroff �ddrio-pwroff �spdifspdif-bus �?�spdif-bus-1 �spi0spi0-clk �?Mspi0-cs0 �?Pspi0-cs1 �spi0-tx �?Nspi0-rx �?Ospi1spi1-clk  �?Qspi1-cs0  �?Tspi1-rx �?Sspi1-tx �?Rspi2spi2-clk  �?Uspi2-cs0  �?Xspi2-rx  �?Wspi2-tx  �?Vspi3spi3-clk �?�spi3-cs0 �?�spi3-rx �?�spi3-tx �?�spi4spi4-clk �?Yspi4-cs0 �?\spi4-rx �?[spi4-tx �?Zspi5spi5-clk �?^spi5-cs0 �?aspi5-rx �?`spi5-tx �?_testclktest-clkout0 �test-clkout1 �test-clkout2 �tsadcotp-pin �?gotp-out �?huart0uart0-xfer ��?Fuart0-cts �?Guart0-rts �?Huart1uart1-xfer  � �?Iuart2auart2a-xfer � �uart2buart2b-xfer ��uart2cuart2c-xfer ��?Juart3uart3-xfer ��?Kuart3-cts �uart3-rts �uart4uart4-xfer ��?�uarthdcpuarthdcp-xfer ��pwm0pwm0-pin �?�pwm0-pin-pull-down �vop0-pwm-pin �vop1-pwm-pin �pwm1pwm1-pin �?�pwm1-pin-pull-down �pwm2pwm2-pin �?�pwm2-pin-pull-down �pwm3apwm3a-pin �?�pwm3bpwm3b-pin �hdmihdmi-i2c-xfer ��hdmi-cec �?�pciepci-clkreqn-cpm �pci-clkreqnb-cpm �vcc3v3-pcie-en �?�pcie-perst �?buttonspwr-key-l �?�irir-int �?�lcd-panellcd-panel-reset �ledsdiy-led-pin  �?�work-led-pin �?�yellow-led-pin �?�pmicvsel1-pin �?�vsel2-pin �?�pmic-int-l �?�sdio-pwrseqwifi-enable-h  �?�usb2vcc5v0-host-en �?�vcc-sys-en �?�hub-rst �?�usb-typecvcc-vbus-typec1-en  �?�fusb30xfusb0-int �?Dfusb1-int �?�ngffvcc3v3-ngff-en �?�opp-table-0operating-points-v2 $? opp00 /Q� 6 �� ��� D�@opp01 /#�F 6 �� ���opp02 /0�, 6 �P �P�opp03 /<� 6HH�opp04 /G�� 6B@B@�opp05 /Tfr 6*�*��opp-table-1operating-points-v2 $? opp00 /Q� 6 �� ��� D�@opp01 /#�F 6 �� ���opp02 /0�, 6 �� ���opp03 /<� 6 Y� Y��opp04 /G�� 6~�~��opp05 /Tfr 6�����opp06 /_�" 6�����opp07 /kI� 6O�O��opp-table-2operating-points-v2?�opp00 / �� 6 �� ���0opp01 /��@ 6 �� ���0opp02 /ׄ 6 �� ���0opp03 /�e 6 Y� Y��0opp04 /#�F 6HH�0opp05 //� 6�����0chosen Userial2:1500000n8backlightpwm-backlight a�a�external-gmac-clock fixed-clocksY@ !clkin_gmac4?adc-keys adc-keys f� rbuttons ��` �dbutton-recovery �Recovery �h �FPgpio-keys gpio-keys ��default�key-power �d �) �GPIO Key Power �t1ir-receivergpio-ir-receiver �)�default�leds gpio-leds�default ���led-0 �green:work �� �on heartbeatled-1 �red:diy �)  �off mmc2led-2 �yellow:yellow-led �) �off mmc1sdio-pwrseqmmc-pwrseq-simple�� �ext_clock�default� ) ?#vcc-vbus-typec0regulator-fixed8vcc_vbus_typec0w�GLK@_LK@?Esys-12vregulator-fixed8sys_12vw���?�vcc1v8-s3regulator-fixed 8vcc1v8_s3w�Gw@_w@�(?<vcc3v0-sdregulator-fixed # ��default� 8vcc3v0_sd�G-��_-����?-vcc3v3-sysregulator-fixed 8vcc3v3_sysw�G2Z�_2Z���?�vcca-0v9regulator-fixed 8vcca_0v9w�G ��_ ����?vcc5v0-host-regulatorregulator-fixed # �C�default�� 8vcc5v0_host��?�vcc-vbus-typec1regulator-fixed # �C �default�8vcc_vbus_typec1w��?�vcc-sysregulator-fixed # ���default�8vcc_sys�GLK@_LK@��?�vdd-logpwm-regulator a�a�8vdd_logw�G��_\� 6�poe-12vregulator-fixed8poe_12vw�G�_�?�vcc3v3-ngffregulator-fixed 8vcc3v3_ngff # ��default�w�G2Z�_2Z���?'vcc3v3-pcieregulator-fixed 8vcc3v3_pcie # �C�default�G2Z�_2Z���? compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-namespinctrl-0vpcie3v3-supplyvpcie1v8-supplyvpcie0v9-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vmmc-supplyvqmmc-supplyassigned-clock-ratescd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmddr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsvbus-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyregulator-on-in-suspendregulator-suspend-microvoltreg-shiftreg-io-widthdmasdma-namesspi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-ramp-delayregulator-off-in-suspendfcs,suspend-voltage-selector#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiavdd-0v9-supplyavdd-1v8-supplyddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathpwmsio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltautorepeatdebounce-intervaldefault-statelinux,default-triggerreset-gpiosenable-active-highpwm-supply