� ����8�L(u�:TechNexion PICO-IMX6 DualLite/Solo Board and PI baseboard%!technexion,imx6dl-pico-pifsl,imx6dlchosen1,/soc/bus@2000000/spba-bus@2000000/serial@2020000aliases"8/soc/bus@2100000/ethernet@2188000B/soc/bus@2000000/can@2090000G/soc/bus@2000000/can@2094000L/soc/bus@2000000/gpio@209c000R/soc/bus@2000000/gpio@20a0000X/soc/bus@2000000/gpio@20a4000^/soc/bus@2000000/gpio@20a8000d/soc/bus@2000000/gpio@20ac000j/soc/bus@2000000/gpio@20b0000p/soc/bus@2000000/gpio@20b4000v/soc/bus@2100000/i2c@21a0000{/soc/bus@2100000/i2c@21a4000�/soc/bus@2100000/i2c@21a8000�/soc/ipu@2400000�/soc/bus@2100000/mmc@2190000�/soc/bus@2100000/mmc@2194000�/soc/bus@2100000/mmc@2198000�/soc/bus@2100000/mmc@219c0001�/soc/bus@2000000/spba-bus@2000000/serial@2020000 �/soc/bus@2100000/serial@21e8000 �/soc/bus@2100000/serial@21ec000 �/soc/bus@2100000/serial@21f0000 �/soc/bus@2100000/serial@21f4000.�/soc/bus@2000000/spba-bus@2000000/spi@2008000.�/soc/bus@2000000/spba-bus@2000000/spi@200c000.�/soc/bus@2000000/spba-bus@2000000/spi@2010000.�/soc/bus@2000000/spba-bus@2000000/spi@2014000�/soc/bus@2100000/usb@2184000�/soc/bus@2100000/usb@2184200�/soc/bus@2100000/usb@2184400�/soc/bus@2100000/usb@2184600 �/soc/bus@2000000/usbphy@20c9000 �/soc/bus@2000000/usbphy@20ca000�/soc/bus@2100000/i2c@21f8000clocksckil!fsl,imx-ckilfixed-clock�ckih1!fsl,imx-ckih1fixed-clockosc!fsl,imx-oscfixed-clockn6ldb!fsl,imx6q-ldbfsl,imx53-ldb  $disabled0+!"'(��(2di0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@0> $disabledport@0>endpointBRYport@1>endpointBR]lvds-channel@1> $disabledport@0>endpointBRZport@1>endpointBR^pmu!arm,cortex-a9-pmuZ k^usbphynop1!usb-nop-xceivvR3usbphynop2!usb-nop-xceivvR4soc !simple-busZ�dma-controller@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbh> 0k    �gpmi0gpmi1gpmi2gpmi3��+jRnand-controller@112000!fsl,imx6q-gpmi-nand> @ �gpmi-nandbch k�bch(+�����02gpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bch��rx-tx $disabledhdmi@120000>� ks +{| 2iahbisfr $disabled!fsl,imx6dl-hdmi� portsport@0>endpointB RWport@1>endpointB R[gpu@130000 !vivante,gc>@ k +zJ2buscoreshader� �gpu@134000 !vivante,gc>@@ k +y 2buscore� �timer@a00600!arm,cortex-a9-twd-timer>�  k Z +interrupt-controller@a01000!arm,cortex-a9-gic�>��Z R cache-controller@a02000!arm,pl310-cache>�  k\& 2 BSR_pcie@1ffc000!fsl,imx6q-pciesnps,dw-pcie>��@� �dbiconfiggpcis�0�����}� kx�msi����{zyx+���2pciepcie_buspcie_phy $disabled�default� �bus@2000000!fsl,aips-bussimple-bus>�spba-bus@2000000!fsl,spba-bussimple-bus>�spdif@2004000!fsl,imx35-spdif>@@ k4 ��rxtxP+��kv>�:2corerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba $disabledspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspi>�@ k+pp2ipgper ��rxtx $disabledspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspi>�@ k +qq2ipgper ��rxtx$okay�default� �spi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspi>@ k!+rr2ipgper ��rxtx $disabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspi>@@ k"+ss2ipgper �  �rxtx $disabledserial@2020000!fsl,imx6q-uartfsl,imx21-uart>@ k+��2ipgper ��rxtx$okay�default�esai@2024000�!fsl,imx35-esai>@@ k3(+��v��2corememextalfsysspba ��rxtx $disabledssi@2028000�!fsl,imx6q-ssifsl,imx51-ssi>�@ k.+�� 2ipgbaud �%&�rxtx�$okayRhssi@202c000�!fsl,imx6q-ssifsl,imx51-ssi>�@ k/+�� 2ipgbaud �)*�rxtx� $disabledssi@2030000�!fsl,imx6q-ssifsl,imx51-ssi>@ k0+�� 2ipgbaud �-.�rxtx� $disabledasrc@2034000!fsl,imx53-asrc>@@ k2�+��k��2memipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`��rxarxbrxctxatxbtxc��$okayspba@203c000>�@vpu@2040000!fsl,imx6dl-vpucnm,coda960>�k  �bitjpeg+��2perahb� %aipstz@207c000>�@pwm@2080000*!fsl,imx6q-pwmfsl,imx27-pwm>@ kS+>�2ipgper$okay�default�pwm@2084000*!fsl,imx6q-pwmfsl,imx27-pwm>@@ kT+>�2ipgper$okay�default�pwm@2088000*!fsl,imx6q-pwmfsl,imx27-pwm>�@ kU+>�2ipgper$okay�default�pwm@208c000*!fsl,imx6q-pwmfsl,imx27-pwm>�@ kV+>�2ipgper$okay�default�Rjcan@2090000!fsl,imx6q-flexcan> @ kn+lm2ipgper 54$okay�default�can@2094000!fsl,imx6q-flexcan> @@ ko+no2ipgper 54$okay�default�timer@2098000!fsl,imx6dl-gpt> �@ k7+wx�2ipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpio> �@kBCCS�@_�� � � ��������{y~���zR6gpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpio> @kDECS��_��JIHGFEDOvuqRgpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpio> @@kFGCS�@_ai cQR9gpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpio> �@kHICS��_���� � � � � ���'8=.gpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpio> �@kJKCS��_xML/ 9%$#&Rgpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpio> @kLMCS� _K�� � � �����������Ngpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpio> @@kNOCS��_������ � � �keypad@20b8000!fsl,imx6q-kppfsl,imx21-kpp> �@ kR+> $disabledwatchdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdt> �@ kP+>watchdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdt> @ kQ+> $disabledclock-controller@20c4000!fsl,imx6q-ccm> @@kWXk!"{��Ranatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfd> �$k16Rregulator-1p1!fsl,anatop-regulator�vdd1p1�B@�O���� !4 5G�Zregulator-3p0!fsl,anatop-regulator�vdd3p0�*���0��� � !4( �G3�@Zregulator-2p5!fsl,anatop-regulator�vdd2p5�"U�)�0��0� !4 G+�xZregulator-vddcore!fsl,anatop-regulator�vddarm� � ��@� lp��!4 G R`regulator-vddpu!fsl,anatop-regulator�vddpu� � �|�@�  lp��!4 G R!regulator-vddsoc!fsl,anatop-regulator�vddsoc� � ��@� lp��!4 G Ratempmon!fsl,imx6q-tempmonZ k1���calibtemp_grade+��usbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphy> � k,+� R.usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphy> � k-+� R2snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfd> �@R snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp �4ksnvs-poweroff!syscon-poweroff �8`�` $disabledsnvs-powerkey!fsl,sec-v4.0-pwrkey  k%t3 $disabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000> @ k8epit@20d4000> @@ k9reset-controller@20d8000!fsl,imx6q-srcfsl,imx51-src> �@k[`ARgpc@20dc000!fsl,imx6q-gpc> �@� kYZ +>2ipgRpgcpower-domain@0>Npower-domain@1>Nb!0+zJy��R iomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfd>8Rmux-controller !mmio-muxo8�448 � (( R"ipu1_csi0_mux !video-mux�"port@0>endpointB#RGport@1>endpointB$RIport@2>endpointB%RKport@3>endpointB&RMport@4>endpointport@5>endpointB'RTipu1_csi1_mux !video-mux�"port@0>endpointB(RHport@1>endpointB)RJport@2>endpointB*RLport@3>endpointB+RNport@4>endpointport@5>endpointB,RUpinctrl@20e0000!fsl,imx6dl-iomuxc>@�default�-Rhoggrp����@����@����@����@����@��\p@��Th@��Xl@��`t@��R-audmuxgrp`���0�t�0�x��|�0�RFecspi1grp`�H��L��D�����ecspi2grpx������@���< ���������Renetgrp���������������������������������������������������� ����$����(��������R5flexcan1grp0�L4��`H���Rflexcan2grp0�T<��hP���Ri2c1grp0�X(h@��tDl@��R<i2c2grp0�P8p@��dLt@��R@i2c3grp0�Hx@��L|@��REipu1grp�������������������� �  ��������������������������Rlov5645grpH�4��< ��(��RApciegrp���0�Rpwm1grp�@��Rpwm2grp����Rpwm3grp�D,��Rpwm4grp�H0��Rreglcdgrp�L4��Rkuart1grp0�L`��Pd���Ruart2grp`�P8 ��T< ��X@��\D��RRuart3grp`�d4��h8 ��`0���P ��RSusbotggrp����pYR1usbotgvbusgrp�\,��Rgusdhc1grp����pq�� (pq��pq��pq��pq��pq$���R8usdhc2grp����pY�� 0Y��pY�pY�pY�pYR:usdhc3grp��pY � 4Y�pYpYpY pY����$ pY(pY,pY0pYR;gpioledsgrp�����Rrdcic@20e4000>@@ k|dcic@20e8000>�@ k}dma-controller@20ec000!fsl,imx6q-sdmafsl,imx35-sdma>�@ k+>�2ipgahb��imx/sdma/sdma-imx6q.binRpxp@20f0000>@ kbepdc@20f4000>@@ kabus@2100000!fsl,aips-bussimple-bus>�crypto@2100000 !fsl,sec-v4.0> � +����2memaclkipgemi_slowjr@1000!fsl,sec-v4.0-job-ring> kijr@2000!fsl,sec-v4.0-job-ring>  kjaipstz@217c000>�@usb@2184000!fsl,imx6q-usbfsl,imx27-usb>@ k++��.�/���$okay0�default�10otgusb@2184200!fsl,imx6q-usbfsl,imx27-usb>B k(+��2�/0host���$okayusb@2184400!fsl,imx6q-usbfsl,imx27-usb>D k)+��38hsic�/0host��� $disabledusb@2184600!fsl,imx6q-usbfsl,imx27-usb>F k*+��48hsic�/0host��� $disabledusbmisc@2184800A!fsl,imx6q-usbmisc>H+�R/ethernet@2188000!fsl,imx6q-fec>�@ �int0ppskvw +uu��2ipgahbptpenet_out 54$okay�default�5 Nrgmii-id W6g7mdioethernet-phy@1>rsY@R7mlb@218c000>�@$k5u~mmc@2190000!fsl,imx6q-usdhc>@ k+��� 2ipgahbper�$okay�default�8 �9 mmc@2194000!fsl,imx6q-usdhc>@@ k+��� 2ipgahbper�$okay�default�:���mmc@2198000!fsl,imx6q-usdhc>�@ k+��� 2ipgahbper�$okay�default�;��mmc@219c000!fsl,imx6q-usdhc>�@ k+��� 2ipgahbper� $disabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2c>@ k$+}$okay�default�<audio-codec@a�>  !fsl,sgtl5000+=�>�?Rii2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2c>@@ k%+~$okay���default�@R touchscreen@38!edt,edt-ft5x06>8Zk [� ��3camera@3c !ovti,ov5645�default�A><+�2xclkn6?B C ,6 [6portendpointBD9EROi2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2c>�@ k&+$okay�default�Eromcp@21ac000>�@memory-controller@21b0000!fsl,imx6q-mmdc>@+memory-controller@21b4000!fsl,imx6q-mmdc>@@ $disabledweim@21b8000!fsl,imx6q-weim>�@ k+�P $disabledefuse@21bc000!fsl,imx6q-ocotpsyscon>�@+�speed-grade@10>Rbcalib@38>8Rtemp-grade@20> Rtzasc@21d0000>@ kltzasc@21d4000>@@ kmaudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmux>�@$okay�default�Fmipi@21dc000!fsl,imx6-mipi-csi2>�@kde+��a 2dphyrefpix$okayport@1>endpoint@0>BGR#endpoint@1>BHR(port@2>endpoint@0>BIR$endpoint@1>BJR)port@3>endpoint@0>BKR%endpoint@1>BLR*port@4>endpoint@0>BMR&endpoint@1>BNR+port@0>endpointBO9ERDmipi@21e0000>@ $disabledportsport@0>endpointBPRXport@1>endpointBQR\vdoa@21e4000!fsl,imx6q-vdoa>@@ k+�serial@21e8000!fsl,imx6q-uartfsl,imx21-uart>�@ k+��2ipgper ��rxtx$okay�default�R`serial@21ec000!fsl,imx6q-uartfsl,imx21-uart>�@ k+��2ipgper ��rxtx$okay�default�S`serial@21f0000!fsl,imx6q-uartfsl,imx21-uart>@ k+��2ipgper � �rxtx $disabledserial@21f4000!fsl,imx6q-uartfsl,imx21-uart>@@ k+��2ipgper �!"�rxtx $disabledi2c@21f8000!fsl,imx6q-i2cfsl,imx21-i2c>�@ k#+t $disabledipu@2400000!fsl,imx6q-ipu>@@k+��� 2busdi0di1port@0>RcendpointBTR'port@1>RdendpointBUR,port@2>Reendpoint@0>BVRmendpoint@1>BWR endpoint@2>BXRPendpoint@3>BYRendpoint@4>BZRport@3>Rfendpoint@0>endpoint@1>B[R endpoint@2>B\RQendpoint@3>B]Rendpoint@4>B^Rsram@900000 !mmio-sram>� ��+�Rcpuscpu@0!arm,cortex-a9gcpu>p_�2�� ��� ��0�2��� ��� �����l�(+h�)2armpll2_pfd2_396msteppll1_swpll1_sys�`�!�a�b �speed_gradecpu@1!arm,cortex-a9gcpu>p_�2�� ��� ��0�2��� ��� �����l�(+h�)2armpll2_pfd2_396msteppll1_swpll1_sys�`�!�acapture-subsystem!fsl,imx-capture-subsystem�cddisplay-subsystem!fsl,imx-display-subsystem�efregulator-2p5v!regulator-fixed�2P5V�&%��&%��R>regulator-3p3v!regulator-fixed�3P3V�2Z��2Z��regulator-1p8v!regulator-fixed�1P8V�w@�w@�R?regulator-1p5v!regulator-fixed�1P5V��`��`�RCregulator-2p8v!regulator-fixed�2P8V�*���*���RBregulator-usb-otg-vbus�default�g!regulator-fixed �usb_otg_vbus�LK@�LK@ �9R0clock !fixed-clockwR=sound!fsl,imx-audio-sgtl5000imx6-pico-sgtl5000�h�i8�MIC_INMic JackMic JackMic BiasHeadphone JackHP_OUTbacklight!pwm-backlight"j�P '$Hl����9$okayRoregulator-lcd-3v3!regulator-fixed�default�k�lcd-3v3�2Z��2Z� � RRpdisp0!fsl,imx-parallel-display�default�l$okayport@0>endpointBmRVport@1>endpointBnRqpanel!vxt,vl050-8048nt-c01eobpportendpointBqRnleds !gpio-leds�default�rled ogpio-led � #address-cells#size-cellsmodelcompatiblestdout-pathethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usb0usb1usb2usb3usbphy0usbphy1i2c3#clock-cellsclock-frequencygprstatusclocksclock-namesregremote-endpointphandleinterrupt-parentinterrupts#phy-cellsrangesinterrupt-names#dma-cellsdma-channelsreg-namesdmasdma-namesddc-i2c-buspower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesnum-viewportinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0reset-gpiocs-gpios#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modegpio-controller#gpio-cellsgpio-rangesassigned-clocksassigned-clock-parentsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonnvmem-cellsnvmem-cell-names#thermal-sensor-cellsfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_modephy_type#index-cellsphy-modephy-reset-gpiosphy-handleqca,clk-out-frequencybus-widthcd-gpiosno-1-8-vkeep-power-in-suspendnon-removableVDDA-supplyVDDIO-supplytouchscreen-size-xtouchscreen-size-yvdddo-supplyvdda-supplyvddd-supplyenable-gpiosclock-lanesdata-lanesfsl,weim-cs-gpruart-has-rtsctsnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportsssi-controlleraudio-codecaudio-routingmux-int-portmux-ext-portpwmsbrightness-levelsdefault-brightness-levelenable-active-highbacklightlabel