� ��^�8YT(�Y ARM Juno development board (r1)"arm,juno-r1arm,junoarm,vexpress"1refclk7372800hz fixed-clock=Jp� Zjuno:uartclkm8clk48mhz fixed-clock=J�l Zclk48mhzm<clk50mhz fixed-clock=J���Zsmc_clkm refclk100mhz fixed-clock=J�� Zapb_pclkm refclk400mhz fixed-clock=Jׄ Zfaxi_clkm2smb@8000000 simple-bus"1xu | ���DEF������ � � � �clk24mhz fixed-clock=Jn6Zjuno_mb:clk24mhzmclk25mhz fixed-clock=J}x@Zjuno_mb:clk25mhzmrefclk1mhz fixed-clock=JB@Zjuno_mb:refclk1mhzmrefclk32khz fixed-clock=J�Zjuno_mb:refclk32khzmmotherboardarm,vexpress,v2p-p1simple-bus"1|u V2M-Juno�R��rs1mcc-sb-3v3regulator-fixed �MCC_SB_3V3�2Z�2Z�mgpio-keys gpio-keyspower-button.2@NtYPOWER _home-button.2@NfYHOME _rlock-button.2@N�YRLOCK _vol-up-button.2@NsYVOL+ _vol-down-button.2@NrYVOL- _nmi-button.2@NcYNMI _flash@0arm,vexpress-flashcfi-flash ei tdisabledpartitionsarm,arm-firmware-suiteethernet@200000000smsc,lan9118smsc,lan9115 e{�mii������iofpga@300000000 simple-bus"1u sysctl@20000arm,sp810arm,primecelle ��refclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 �mapbregs@10000sysconsimple-mfdeled0register-bit-led� Yvexpress:0 #heartbeat9onled1register-bit-led� Yvexpress:1#mmc09offled2register-bit-led� Yvexpress:2#cpu09offled3register-bit-led� Yvexpress:3#cpu19offled4register-bit-led� Yvexpress:4#cpu29offled5register-bit-led�  Yvexpress:5#cpu39offled6register-bit-led�@ Yvexpress:69offled7register-bit-led�� Yvexpress:79offmmci@50000arm,pl180arm,primecelle{G�U� �mclkapb_pclkkmi@60000arm,pl050arm,primecelle{� �KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecelle{� �KMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecelle{� �wdogclkapb_pclktimer@110000arm,sp804arm,primecelle{ ��timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecelle{ ��timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecelle{�  �apb_pclkgpio@1d0000arm,pl061arm,primecelle{�  �apb_pclkaq}|mtimer@2a810000arm,armv7-timer-meme*�J���"1utokayframe@2a830000� {<e*�mhu@2b1f0000arm,mhuarm,primecelle+{$#�mhu_lpri_rxmhu_hpri_rx��  �apb_pclkm.iommu@2b500000arm,mmu-401arm,smmu-v1e+P{((��� tdisabledm-iommu@2b600000arm,mmu-401arm,smmu-v1e+`{**���� minterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@e,,� ,� ,� "|1} { ?u,mv2m@0arm,gic-v2m-frame�em,v2m@10000arm,gic-v2m-frame�ev2m@20000arm,gic-v2m-frame�ev2m@30000arm,gic-v2m-frame�etimerarm,armv8-timer0{ ?? ? ?etf@20010000 arm,coresight-tmcarm,primecelle �  �apb_pclk� in-portsportendpoint mout-portsportendpoint mBtpiu@20030000!arm,coresight-tpiuarm,primecelle �  �apb_pclk� in-portsportendpointmfunnel@20040000+arm,coresight-dynamic-funnelarm,primecelle �  �apb_pclk� out-portsportendpointm in-ports"1port@0eendpointmport@1eendpointm!etr@20070000 arm,coresight-tmcarm,primecelle �  �apb_pclk� in-portsportendpointmstm@20100000 arm,coresight-stmarm,primecell e (/stm-basestm-stimulus-base�  �apb_pclk� out-portsportendpointm>replicator@20120000/arm,coresight-dynamic-replicatorarm,primecelle �  �apb_pclk� out-ports"1port@0eendpointmport@1eendpointmin-portsportendpointmAcpu-debug@22010000&arm,coresight-cpu-debugarm,primecelle"�  �apb_pclk� 9etm@22040000"arm,coresight-etm4xarm,primecelle"�  �apb_pclk� 9out-portsportendpointmfunnel@220c0000+arm,coresight-dynamic-funnelarm,primecelle" �  �apb_pclk� out-portsportendpointmin-ports"1port@0eendpointmport@1eendpointmcpu-debug@22110000&arm,coresight-cpu-debugarm,primecelle"�  �apb_pclk� 9etm@22140000"arm,coresight-etm4xarm,primecelle"�  �apb_pclk� 9out-portsportendpointmcpu-debug@23010000&arm,coresight-cpu-debugarm,primecelle#�  �apb_pclk� 9etm@23040000"arm,coresight-etm4xarm,primecelle#�  �apb_pclk� 9out-portsportendpoint m"funnel@230c0000+arm,coresight-dynamic-funnelarm,primecelle# �  �apb_pclk� out-portsportendpoint!min-ports"1port@0eendpoint"m port@1eendpoint#m'port@2eendpoint$m)port@3eendpoint%m+cpu-debug@23110000&arm,coresight-cpu-debugarm,primecelle#�  �apb_pclk� 9&etm@23140000"arm,coresight-etm4xarm,primecelle#�  �apb_pclk� 9&out-portsportendpoint'm#cpu-debug@23210000&arm,coresight-cpu-debugarm,primecelle#!�  �apb_pclk� 9(etm@23240000"arm,coresight-etm4xarm,primecelle#$�  �apb_pclk� 9(out-portsportendpoint)m$cpu-debug@23310000&arm,coresight-cpu-debugarm,primecelle#1�  �apb_pclk� 9*etm@23340000"arm,coresight-etm4xarm,primecelle#4�  �apb_pclk� 9*out-portsportendpoint+m%sram@2e000000arm,juno-sram-nsmmio-srame.�"1u.�scp-shmem@0arm,juno-scp-shmemescp-shmem@200arm,juno-scp-shmemem/pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-generic=pcie@I�S"1�Tu_��PPB@@|�������d,tokayo~-scpi arm,scpi�.�/clocksarm,scpi-clocksclocks-0arm,scpi-dvfs-clocks= �ZatlclkaplclkgpuclkmEclocks-1arm,scpi-variable-clocks=�Zpxlclkm4power-controllerarm,scpi-power-domains��m sensorsarm,scpi-sensors�m0thermal-zonespmic���d�0soc���d�0big-cluster���d�0tokaylittle-cluster���d�0tokaygpu0���d�0tokaygpu1���d�0tokayiommu@7fb00000arm,mmu-401arm,smmu-v1e�{__��� tdisabledm1iommu@7fb10000arm,mmu-401arm,smmu-v1e�{cc��m3iommu@7fb20000arm,mmu-401arm,smmu-v1e�{aa��m6iommu@7fb30000arm,mmu-401arm,smmu-v1e�{ee���m;dma@7ff00000arm,pl330arm,primecelle� & l{XYZ[\lmnoH111111111�2 �apb_pclkhdlcd@7ff50000 arm,hdlcde� {]3�4�pxlclkportendpoint5m:hdlcd@7ff60000 arm,hdlcde� {U6�4�pxlclkportendpoint7m9uart@7ff80000arm,pl011arm,primecelle� {S�8 �uartclkapb_pclki2c@7ffa0000snps,designware-i2ce�"1 {hJ�4�� hdmi-transmitter@70 nxp,tda998xepportendpoint9m7hdmi-transmitter@71 nxp,tda998xeqportendpoint:m5ohci@7ffb0000 generic-ohcie� {t;�<ehci@7ffc0000 generic-ehcie� {u;�<memory-controller@7ffd0000arm,pl354arm,primecelle�{VW�  �apb_pclkmemory@80000000=memory e���tlx@60000000 simple-bus"1u`|���funnel@20130000+arm,coresight-dynamic-funnelarm,primecelle �  �apb_pclk� out-portsportendpoint=m?in-portsportendpoint>metf@20140000 arm,coresight-tmcarm,primecelle �  �apb_pclk� in-portsportendpoint?m=out-portsportendpoint@mCfunnel@20150000+arm,coresight-dynamic-funnelarm,primecelle �  �apb_pclk� out-portsportendpointAmin-ports"1port@0eendpointIBm port@1eendpointICm@aliasesT/uart@7ff80000chosen\serial0:115200n8psci arm,psci-0.2hsmccpus"1cpu-mapcluster0core09core19cluster1core09core19&core29(core39*idle-statesopscicpu-sleep-0arm,idle-state|��,����mFcluster-sleep-0arm,idle-state|������ �mGcpu@0arm,cortex-a57e=cpu�psci���@�@/<D�EMFG]mcpu@1arm,cortex-a57e=cpu�psci���@�@/<D�EMFG]mcpu@100arm,cortex-a53e=cpu�psci���@�@/�<H�EMFG]Bmcpu@101arm,cortex-a53e=cpu�psci���@�@/�<H�EMFG]Bm&cpu@102arm,cortex-a53e=cpu�psci���@�@/�<H�EMFG]Bm(cpu@103arm,cortex-a53e=cpu�psci���@�@/�<H�EMFG]Bm*l2-cache0cache� �@mDl2-cache1cache��@mHpmu-a57arm,cortex-a57-pmu{ppmu-a53arm,cortex-a53-pmu0{p&(* modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpiosregbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-numberinterrupt-names#mbox-cells#iommu-cells#global-interruptsdma-coherentpower-domainsmsi-controllerremote-endpointiommusarm,scatter-gatherreg-namescpudevice_typebus-rangelinux,pci-domainmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsslave-modeserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity