Ð þíSA8Mt(ÍM<+Qualcomm Technologies, Inc. IPQ8064/AP-148 !qcom,ipq8064-ap148qcom,ipq8064,cpuscpu@0 !qcom,krait=qcom,kpss-acc-v1KcpuW[lucpu@1 !qcom,krait=qcom,kpss-acc-v1KcpuW[lul2-cache!cache~Šthermal-zonessensor0-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor1-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor2-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor3-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor4-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor5-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor6-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor7-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor8-thermal’¨¶tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor9-thermal’¨¶ tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotsensor10-thermal’¨¶ tripscpu-criticalÆš(ÒÐ Rcriticalcpu-hotÆsÒÐRhotmemoryKmemoryWcpu-pmu!qcom,krait-pmu Ý reserved-memoryènss@40000000W@ïsmem@41000000WA ïclockscxo_board !fixed-clockö}x@pxo_board !fixed-clockö}x@sleep_clk !fixed-clock€öŠ firmwarescm!qcom,scm-ipq806xqcom,scmsocè !simple-buslpass@28100000!qcom,lpass-cpu disabled $!ahbix-clkmi2s-osr-clkmi2s-bit-clk ÝU-lpass-irq-lpaifW( =lpass-lpaifpinmux@800000!qcom,ipq8064-pinctrlW€@GW Eco„ ÝŠ pcie0_pinmuxŠmux•gpio3 špcie1_rst£ ²pcie1_pinmuxŠmux•gpio48 špcie2_rst£ ²pcie2_pinmuxŠmux•gpio63 špcie3_rst£ ²spi_pinsŠmux•gpio18gpio19gpio21šgsbi5£ ¿leds_pinsŠ#mux •gpio7gpio8gpio9gpio26gpio53šgpio£ÉØbuttons_pinsŠ"mux•gpio54gpio65£ãnand_pinsŠmuxb•gpio34gpio35gpio36gpio37gpio38gpio39gpio40gpio41gpio42gpio43gpio44gpio45gpio46gpio47šnand£ ²pullups•gpio39ãhold8•gpio40gpio41gpio42gpio43gpio44gpio45gpio46gpio47ði2c4_pinmux•gpio12gpio13šgsbi4²Š interrupt-controller@2000000!qcom,msm-qgic2o„W Štimer@200a0005!qcom,kpss-timerqcom,kpss-wdt-ipq8064qcom,msm-timer<ÝW }x@€ !sleepþclock-controller@2088000!qcom,kpss-acc-v1W€€Šclock-controller@2098000!qcom,kpss-acc-v1W €€Šdma-controller@18300000 !qcom,admW0 ݪ  % & !coreiface( clkpbusc0c1c2' disabledŠregulator@2089000 !qcom,saw2W/Šregulator@2099000 !qcom,saw2W /Šgsbi@12480000!qcom,gsbi-v1.0.09WH €!ifaceè disabledD serial@12490000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmWIH Ýà — € !coreiface disabledi2c@124a0000!qcom,i2c-qup-v1.1.1WJ ÝÄ ‰ € !coreiface disabledgsbi@16300000!qcom,gsbi-v1.0.09W0 ‚!ifaceèokayD Pserial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmW40 ݘ › ‚ !coreifaceokayi2c@16380000!qcom,i2c-qup-v1.1.1W8 Ý™ ‚ !coreifaceokay @Z ddefaultgsbi@1a200000!qcom,gsbi-v1.0.09W  ƒ!ifaceèokayD Pserial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmW$  Ýš ƒ !coreiface disabledi2c@1a280000!qcom,i2c-qup-v1.1.1W( Ý› ƒ !coreiface disabledspi@1a280000!qcom,spi-qup-v1.1.1W( Ý› ƒ !coreifaceokayrúð€Zddefault „ m25p80@0 !s25fl256s1rúð€Wpartition@0rootfsWpartition@1scratchWgsbi@16600000 disabled!qcom,gsbi-v1.0.09W` …!ifaceèD serial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmWd` Ýž ¡ … !coreiface disabledrng@1a500000 !qcom,prngWP Ò!coresata-phy@1b400000!qcom,ipq806x-sata-phyW@ »!cfg“okayŠnand-controller@1ac00000!qcom,ipq806x-nandWÀZddefault   !coreaonž£rxtx­» disabledsata@29000000!qcom,ipq806x-ahcigeneric-ahciW)€ ÝÑ( 2 µ º · ¸$!slave_faceifacecorerxoobpmaliveÊ · ¸Úõáõáï ôsata-phyokayþqcom,ssbi@500000 !qcom,ssbiWP pmic-arbiterqfprom@700000 !qcom,qfpromWpcalib@400W Šcalib_backup@410W Šclock-controller@900000!qcom,gcc-ipq8064W@ö%2Š thermal-sensor@900000!qcom,ipq8064-tsensFRcalibcalib_backup ݲ-uplowc qŠrpm@108000!qcom,rpm-ipq8064W€ ‡$Ý-ackerrwakeup ]!ramclock-controller!qcom,rpmcc-ipq806xqcom,rpmccösyscon@1a400000!qcom,tcsr-ipq8064sysconW@Š clock-controller@2011000!qcom,kpss-gccsysconW ã Ó!pll8_votepxo acpu_l2_auxŠclock-controller@28000000!qcom,lcc-ipq8064W(ö%Špci@1b500000!qcom,pcie-ipq8064 WPP €`ð=dbielbiparfconfigKpci£´ÿ¾0èàà‚à Ý#-msi„È€Û$%&'( ) + , * ø!coreifacephyauxrefÊ øÚõá0      axiahbporpciphyextZddefault disabled é pci@1b700000!qcom,pcie-ipq8064 Wpp €€1ð=dbielbiparfconfigKpci£´ÿ¾0è1à1à‚..à Ý9-msi„È€Û:;<=( ù û ü ú þ!coreifacephyauxrefÊ þÚõá0 [ Z Y X W VaxiahbporpciphyextZddefault disabled é 0pci@1b900000!qcom,pcie-ipq8064 W € 5ð=dbielbiparfconfigKpci£´ÿ¾0è5à5à‚22à ÝG-msi„È€ÛHIJK( ÿ    !coreifacephyauxrefÊ Úõá0 c b a ` _ ^axiahbporpciphyextZddefault disabled é ?syscon@03000000!sysconWÿÿŠsyscon@1bb00000!sysconW°ÿŠstmmac-axi-configôŠethernet@37000000Knetwork!qcom,ipq806x-gmacW7  ÝÜ-macirq. 7@P  !stmmaceth { stmmacethahb disabledethernet@37200000Knetwork!qcom,ipq806x-gmacW7  Ýß-macirq. 7@P  !stmmaceth | stmmacethahb disabledethernet@37400000Knetwork!qcom,ipq806x-gmacW7@  Ýâ-macirq. 7@P  !stmmaceth } stmmacethahb disabledethernet@37600000Knetwork!qcom,ipq806x-gmacW7`  Ýå-macirq. 7@P  !stmmaceth ~ stmmacethahb disabledphy@100f8800!qcom,ipq806x-usb-phy-hsWˆ0 !ref“ disabledŠphy@100f8830!qcom,ipq806x-usb-phy-ssWˆ00  !ref“ disabledŠusb3@100f8800!qcom,ipq8064-dwc3qcom,dwc3Wˆ€  !coreè gmaster disableddwc3@10000000 !snps,dwc3WÍ ÝÍïôusb2-phyusb3-phy`hosthphy@110f8800!qcom,ipq806x-usb-phy-hsWˆ0  !ref“Šphy@110f8830!qcom,ipq806x-usb-phy-ssWˆ00  !ref“Šusb3@110f8800!qcom,ipq8064-dwc3qcom,dwc3Wˆ€  !coreè lmaster disableddwc3@11000000 !snps,dwc3WÍ Ýnïôusb2-phyusb3-phy`hosthvsdcc-regulator!regulator-fixed SDCC Power2Z ¨2Z ÀŠdma@12402000!qcom,bam-v1.3.0W@ € Ýb b!bam_clk 'Š dma@12182000!qcom,bam-v1.3.0W € Ý` d!bam_clk 'Š!amba !simple-busèmmc@12400000 disabled!arm,pl18xarm,primecellÔ€W@  Ýh-cmd_irq g b!mclkapb_pclkëv¸Øõ&3ž  £txrxmmc@12180000!arm,pl18xarm,primecellÔ€ disabledW  Ýf-cmd_irq k d!mclkapb_pclkëv q°?MZž!!£txrxgpio_keys !gpio-keysZ"ddefaultbutton@1resetg˜ ‡ 6rƒ<button@2wpsg ‡ Arƒ<leds !gpio-ledsZ#ddefaultled@7 led_usb1 ‡ •usbdev«offled@8 led_usb3 ‡ •usbdev«offled@9status_led_fail ‡ «offled@26 sata_led ‡ «offled@53status_led_pass ‡ 5«offaliases#¹/soc/gsbi@16300000/serial@16340000chosenÁserial0:115200n8 #address-cells#size-cellsmodelcompatibleinterrupt-parentenable-methoddevice_typeregnext-level-cacheqcom,accqcom,sawcache-levelphandlepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisinterruptsrangesno-map#clock-cellsclock-frequencystatusclocksclock-namesinterrupt-namesreg-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-disablebias-nonebias-pull-downoutput-lowbias-pull-upbias-bus-holdcpu-offset#dma-cellsresetsreset-namesqcom,eeregulatorcell-indexsyscon-tcsrqcom,modepinctrl-0pinctrl-namesspi-max-frequencycs-gpioslabel#phy-cellsdmasdma-namesqcom,cmd-crciqcom,data-crciassigned-clocksassigned-clock-ratesphysphy-namesports-implementedqcom,controller-type#reset-cells#power-domain-cellsnvmem-cellsnvmem-cell-names#qcom,sensors#thermal-sensor-cellsqcom,ipcclock-output-nameslinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapperst-gpiosnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blensnps,axi-configsnps,pblsnps,aalqcom,nss-commonqcom,qsgmii-csrdr_modesnps,dis_u3_susphy_quirkregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onarm,primecell-periphidbus-widthnon-removablecap-sd-highspeedcap-mmc-highspeedmmc-ddr-1_8vvmmc-supplysd-uhs-sdr104sd-uhs-ddr50vqmmc-supplylinux,codelinux,input-typedebounce-intervallinux,default-triggerdefault-stateserial0stdout-path